Javascript must be enabled to continue!
Operational transconductance amplifier-based comparator for high frequency applications using 22 nm FinFET technology
View through CrossRef
<p><span>Fin field-effect transistor (FinFET) based analog circuits are gaining importance over metal oxide semiconductor field effect transistor (MOSFET) based circuits with stability and high frequency operations. Comparator that forms the sub block of most of the analog circuits is designed using operational transconductance amplifier (OTA). The OTA is designed using new design procedures and the comparator circuit is designed integrating the sub circuits with OTA. The building blocks of the comparator design such as input level shifter, differential pair with cascode stage and class AB amplifier for output swing are designed and integrated. Folded cascode circuit is used in the feedback path to maintain the common mode input value to a constant, so that the differential pair amplifies the differential signal. The gain of the comparator is achieved to be greater than 100 dB, with phase margin of 65°, common mode rejection ratio (CMRR) of above 70 dB and output swing from rail to rail. The circuit provides unity gain bandwidth of 5 GHz and is suitable for high sampling rate data converter circuits.</span></p>
Institute of Advanced Engineering and Science
Title: Operational transconductance amplifier-based comparator for high frequency applications using 22 nm FinFET technology
Description:
<p><span>Fin field-effect transistor (FinFET) based analog circuits are gaining importance over metal oxide semiconductor field effect transistor (MOSFET) based circuits with stability and high frequency operations.
Comparator that forms the sub block of most of the analog circuits is designed using operational transconductance amplifier (OTA).
The OTA is designed using new design procedures and the comparator circuit is designed integrating the sub circuits with OTA.
The building blocks of the comparator design such as input level shifter, differential pair with cascode stage and class AB amplifier for output swing are designed and integrated.
Folded cascode circuit is used in the feedback path to maintain the common mode input value to a constant, so that the differential pair amplifies the differential signal.
The gain of the comparator is achieved to be greater than 100 dB, with phase margin of 65°, common mode rejection ratio (CMRR) of above 70 dB and output swing from rail to rail.
The circuit provides unity gain bandwidth of 5 GHz and is suitable for high sampling rate data converter circuits.
</span></p>.
Related Results
FinFET Devices and Integration
FinFET Devices and Integration
Through more than a decade of industry wide R&D effort, 3D-FinFET has found its way into manufacturing. In this abstract, we review the key progress in process and integration ...
Frequency of Common Chromosomal Abnormalities in Patients with Idiopathic Acquired Aplastic Anemia
Frequency of Common Chromosomal Abnormalities in Patients with Idiopathic Acquired Aplastic Anemia
Objective: To determine the frequency of common chromosomal aberrations in local population idiopathic determine the frequency of common chromosomal aberrations in local population...
Safety and Efficacy of Atezolizumab in Ovarian Cancer
Safety and Efficacy of Atezolizumab in Ovarian Cancer
Abstract
Introduction
Although the efficacy of PD-L1 blockade has been evaluated in analyses that combine pharmacologically distinct antibodies, the specific efficacy and safety of...
Performance Evaluation of Datapath designs using FinFET and MOSFET
Performance Evaluation of Datapath designs using FinFET and MOSFET
The VLSI Technology has been progressing significantly and the circuits which consume less power become major concern factor for designing todays ICs for Microprocessors and other ...
Strategic Review on Different Materials for FinFET Structure Performance Optimization
Strategic Review on Different Materials for FinFET Structure Performance Optimization
Abstract
In this paper, the strategic review of different materials that are used in FinFET structure is studied. This is achieved by using carefully designed source...
Investigation on Geometrical Effects of FinFET Electronic Device Properties Using TCAD Simulations and Taguchi Optimization
Investigation on Geometrical Effects of FinFET Electronic Device Properties Using TCAD Simulations and Taguchi Optimization
Accurate determination of transistor size parameters is necessary to provide ideal operating conditions and performance. Using Design of Experiments (DoE) techniques to enhance dev...
Low Power and Energy‐Efficient Design of
MTJ
/
FinFET
Circuits
Low Power and Energy‐Efficient Design of
MTJ
/
FinFET
Circuits
ABSTRACT
As technological nodes are scaled down to the nanoscale, power consumption emerges as a critical challenge in complementary metal‐oxide‐semiconductor (CM...
Design and Analysis of Low Power FINFET SRAM with Leakage Current Reduction Techniques
Design and Analysis of Low Power FINFET SRAM with Leakage Current Reduction Techniques
Abstract
This article provides the development and examination of low-power FINFET SRAM with leakage current reduction techniques. The CMOS properties do not hold up well a...

