Search engine for discovering works of Art, research articles, and books related to Art and Culture
Javascript must be enabled to continue!
Karol Jonca, „Noc kryształowa” i casus Herschela Grynszpana, 1998
View through CrossRef
Recenzja: Karol Jońca, „Noc kryształowa” i casus Herschela Grynszpana, Wydawnictwo Uniwersytetu Wrocławskiego, Wrocław 1998, ss. 400.
Title: Karol Jonca, „Noc kryształowa” i casus Herschela Grynszpana, 1998
Description:
Recenzja: Karol Jońca, „Noc kryształowa” i casus Herschela Grynszpana, Wydawnictwo Uniwersytetu Wrocławskiego, Wrocław 1998, ss.
400.
Related Results
Secure Network-on-Chip Against Black Hole and Tampering Attacks
Secure Network-on-Chip Against Black Hole and Tampering Attacks
The Network-on-Chip (NoC) has become the communication heart of Multiprocessors-System-on-Chip
(MPSoC). Therefore, it has been subject to a plethora of security threats ...
Run-time scalable NoC for virtualized FPGA based accelerators as cloud services
Run-time scalable NoC for virtualized FPGA based accelerators as cloud services
NoC évolutif à l'exécution pour les accélérateurs basés sur FPGA virtualisés en tant que services cloud
Ces dernières années, les fournisseurs de cloud et les centr...
Adaptive NoC for reconfigurable SoC
Adaptive NoC for reconfigurable SoC
NoC adaptatif pour SoC reconfigurable
Les systèmes embarqués sur puce modernes intègrent des milliards de transistors et des composants intégrés hétérogènes pour fo...
Congestion aware adaptive routing for network-on-chip communication
Congestion aware adaptive routing for network-on-chip communication
Network-On-Chip (NoC) has surpassed the traditional bus based on-chip communication in offering better performance for data transfers among many processing, peripheral and other co...
Congestion aware adaptive routing for network-on-chip communication
Congestion aware adaptive routing for network-on-chip communication
Network-On-Chip (NoC) has surpassed the traditional bus based on-chip communication in offering better performance for data transfers among many processing, peripheral and other co...
An Efficient Interconnection System for Neural NOC Using Fault Tolerant Routing Method
An Efficient Interconnection System for Neural NOC Using Fault Tolerant Routing Method
Abstract
Large scale Neural Network (NN) accelerators typically have multiple processing nodes that can be implemented as a multi-core chip, and can be organized on ...
A Cluster-Based Dynamic Algorithm For Application Mapping On The Noc Architectures
A Cluster-Based Dynamic Algorithm For Application Mapping On The Noc Architectures
The effectiveness of Network on Chip (NoC) is highly dependent on how well the real-time tasks are mapped on NoC communication infrastructure. In this paper an efficient dynamic sc...
Thermal-aware Test Scheduling Strategy for Network-on-Chip based Systems
Thermal-aware Test Scheduling Strategy for Network-on-Chip based Systems
Rapid progress in technology scaling has introduced massive parallel computing systems with multiple cores on the integrated circuit (IC), in which a flexible and scalable packet-s...