Search engine for discovering works of Art, research articles, and books related to Art and Culture
ShareThis
Javascript must be enabled to continue!

Bus Based Synchronization Method for CHIPPER Based NoC

View through CrossRef
Network on Chip (NoC) reduces the communication delay of System on Chip (SoC). The main limitation of NoC is power consumption and area overhead. Bufferless NoC reduces the area complexity and power consumption by eliminating buffers in the traditional routers. The bufferless NoC design should include live lock freeness since they use hot potato routing. This increases the complexity of bufferless NoC design. Among the available propositions to reduce this complexity, CHIPPER based bufferless NoC is considered as one of the best options. Live lock freeness is provided in CHIPPER through golden epoch and golden packet. All routers follow some synchronization method to identify a golden packet. Clock based method is intuitively followed for synchronization in CHIPPER based NoCs. It is shown in this work that the worst-case latency of packets is unbearably high when the above synchronization is followed. To alleviate this problem, broadcast bus NoC (BBus NoC) approach is proposed in this work. The proposed method decreases the worst-case latency of packets by increasing the golden epoch rate of CHIPPER.
Title: Bus Based Synchronization Method for CHIPPER Based NoC
Description:
Network on Chip (NoC) reduces the communication delay of System on Chip (SoC).
The main limitation of NoC is power consumption and area overhead.
Bufferless NoC reduces the area complexity and power consumption by eliminating buffers in the traditional routers.
The bufferless NoC design should include live lock freeness since they use hot potato routing.
This increases the complexity of bufferless NoC design.
Among the available propositions to reduce this complexity, CHIPPER based bufferless NoC is considered as one of the best options.
Live lock freeness is provided in CHIPPER through golden epoch and golden packet.
All routers follow some synchronization method to identify a golden packet.
Clock based method is intuitively followed for synchronization in CHIPPER based NoCs.
It is shown in this work that the worst-case latency of packets is unbearably high when the above synchronization is followed.
To alleviate this problem, broadcast bus NoC (BBus NoC) approach is proposed in this work.
The proposed method decreases the worst-case latency of packets by increasing the golden epoch rate of CHIPPER.

Related Results

Synchronization transition with coexistence of attractors in coupled discontinuous system
Synchronization transition with coexistence of attractors in coupled discontinuous system
The studies of extended dynamics systems are relevant to the understanding of spatiotemporal patterns observed in diverse fields. One of the well-established models for such comple...
Run-time scalable NoC for virtualized FPGA based accelerators as cloud services
Run-time scalable NoC for virtualized FPGA based accelerators as cloud services
NoC évolutif à l'exécution pour les accélérateurs basés sur FPGA virtualisés en tant que services cloud Ces dernières années, les fournisseurs de cloud et les centr...
Analisis Kapasitor Bank Untuk Memperbaiki Tegangan
Analisis Kapasitor Bank Untuk Memperbaiki Tegangan
Tenaga Listrik disalurkan kekonsumen melalui sistem tenaga listrik yang terdiri dari beberapa sub sistem yaitu  pembangkit, transmisi, dan distribusi. Penyulang Gurami Gardu Induk ...
Secure Network-on-Chip Against Black Hole and Tampering Attacks
Secure Network-on-Chip Against Black Hole and Tampering Attacks
The Network-on-Chip (NoC) has become the communication heart of Multiprocessors-System-on-Chip (MPSoC). Therefore, it has been subject to a plethora of security threats ...
Turtle Walk: Stopping Timing Attack on NoC
Turtle Walk: Stopping Timing Attack on NoC
In recent years, several countermeasures such as Gossip NoC, Ironhide, SurfNoC, Adaptive Routing, Random Arbitration, and Guard NoC have been proposed to mitigate micro-architectur...
Pelayanan Bus Patas dan Ekonomi Pada Trayek Antar Kota
Pelayanan Bus Patas dan Ekonomi Pada Trayek Antar Kota
Penelitian ini bertujuan untuk melakukan kajian kinerja pelayanan bus antar kota cepat terbatas (patas) dan ekonomi. Dalam pengambilan data, digunakan skala likert (numerik) untuk ...
Optimizing Dallas-Fort Worth Bus Transportation System Using Any Logic
Optimizing Dallas-Fort Worth Bus Transportation System Using Any Logic
The bus transportation system, modeled using the AnyLogic simulation software, aims to optimize the flow of buses and manage key operational challenges such as bus bunching and del...
Komparasi Biaya Operasional Kendaraan (BOK) Bus Diesel dengan Bus Listrik (Studi Kasus : Koridor Lapangan Merdeka-Tembung)
Komparasi Biaya Operasional Kendaraan (BOK) Bus Diesel dengan Bus Listrik (Studi Kasus : Koridor Lapangan Merdeka-Tembung)
Perbandingan biaya operasional antara bus diesel dan bus listrik dalam sistem transportasi umum perkotaan menjadi penting untuk evaluasi keberlanjutan ekonomi dan lingkungan. Korid...

Back to Top