Javascript must be enabled to continue!
Approximate Reverse Carry Propagate Adder for Energy-Efficiency
View through CrossRef
The hypothesis of estimated measure is to design computation quality for computation efforts. The Approximate full adders (AFA’s) are the lead objective to reduce the length of carry propagation which is put through to the slightest error rate. Approximate adder comes up with important enhancement in delay, area and power. The developing attribute is carry doesn't propagate in it. So in this we mainly use the hybrid adders where it utilizes the RCPFA. The approximate adder generates the input carry from higher bit to lower bit to produce carry output, , the weight of the carry reduces when it generates. In Reverse Carry Propagate Adder there are accomplishments to be completed those are the power, delay and energy. So, compared to the conventional ones the Approximate Mirror Adders (AMA's) has less transistors compared to it. This is to establish on the internal structure of the mirror adder which consumes less area and power consumption as well as higher speed. The representation performed by the RCPFA and hybrid adders is observed and compared using Mentor Graphics. As a result, it consists of higher accuracies and specifies that, by working on the RCPFA in the hybrid adders can consists of improved consumption of area by 14%, consumption of power by 19.2%, consumption of delay by 27%.
Blue Eyes Intelligence Engineering and Sciences Engineering and Sciences Publication - BEIESP
Title: Approximate Reverse Carry Propagate Adder for Energy-Efficiency
Description:
The hypothesis of estimated measure is to design computation quality for computation efforts.
The Approximate full adders (AFA’s) are the lead objective to reduce the length of carry propagation which is put through to the slightest error rate.
Approximate adder comes up with important enhancement in delay, area and power.
The developing attribute is carry doesn't propagate in it.
So in this we mainly use the hybrid adders where it utilizes the RCPFA.
The approximate adder generates the input carry from higher bit to lower bit to produce carry output, , the weight of the carry reduces when it generates.
In Reverse Carry Propagate Adder there are accomplishments to be completed those are the power, delay and energy.
So, compared to the conventional ones the Approximate Mirror Adders (AMA's) has less transistors compared to it.
This is to establish on the internal structure of the mirror adder which consumes less area and power consumption as well as higher speed.
The representation performed by the RCPFA and hybrid adders is observed and compared using Mentor Graphics.
As a result, it consists of higher accuracies and specifies that, by working on the RCPFA in the hybrid adders can consists of improved consumption of area by 14%, consumption of power by 19.
2%, consumption of delay by 27%.
Related Results
Four-bit Nanoadder Controlled by Five-Inputs Majority Elements
Four-bit Nanoadder Controlled by Five-Inputs Majority Elements
This paper presents a nano circuit of a full one-bit adder on the proposed five-input majority element. This innovative full adder design is used to development of a four-bit adder...
An Energy and Area Efficient Carry Select Adder with Dual Carry Adder Cell
An Energy and Area Efficient Carry Select Adder with Dual Carry Adder Cell
In this paper, an energy and area efficient carry select adder (CSLA) is proposed. To minimize the redundant logic operation of a regular CSLA, a dual carry adder cell is proposed....
Performance Comparison of Adder Topologies with Parallel Processing Adder Circuit
Performance Comparison of Adder Topologies with Parallel Processing Adder Circuit
In today’s modern era IC architecture design adders are become obligatory block. The growth in digitalization scenario to produce compact design products parameters like power, del...
Energy efficient design and implementation of approximate adder for image processing applications
Energy efficient design and implementation of approximate adder for image processing applications
Approximate computing is a new technique that promises to speed up
computations while preserving a level of precision suitable for
error-tolerant systems such as neural netwo...
Performance Comparison of 8-Digit BCD Adders using CLA and Brent–Kung Architectures
Performance Comparison of 8-Digit BCD Adders using CLA and Brent–Kung Architectures
Abstract - Binary Coded Decimal (BCD) adders play a crucial role in digital systems requiring precise decimal arithmetic, particularly in financial computing, commercial applicatio...
A Higher Radix Architecture for Quantum Carry-lookahead Adder
A Higher Radix Architecture for Quantum Carry-lookahead Adder
Abstract
In this paper, we propose an efficient quantum carry-lookahead adder based on the higher radix structure. For the addition of two n-bit numbers, our adder uses O(n...
A Novel High Computing Power Efficient VLSI Architectures of Three Operand Binary Adders
A Novel High Computing Power Efficient VLSI Architectures of Three Operand Binary Adders
Directly or indirectly adders are the basic elements in almost all digital circuits, three operand adders are the basic building blocks in LCG (Linear congruential generator) based...
Booth Multiplier Based on Low Power High Speed Full Adder With Fin_FET Technology
Booth Multiplier Based on Low Power High Speed Full Adder With Fin_FET Technology
This paper proposes a novel Fin FET-based HSFA for the multiplier in order to overcome the issues of low speed operation. It is advantageous to use Fin FETs to construct the arithm...

