Search engine for discovering works of Art, research articles, and books related to Art and Culture
Javascript must be enabled to continue!
Design And Analysis of Low Power Single Exact Adder Dual Approximate Adder
View through CrossRef
The notion of approximation computing has attracted a great deal of interest and recognition, primarily because of its noteworthy benefits with respect to energy efficiency in a variety of applications that are somewhat error-tolerant. The current study offers a suggested adder that is ideal for processor integration since it can execute dual approximate addition (SEDA) and n-bit single exact addition. In this study, approximate adders with dynamic runtime reconfigurability between accurate and approximate modes at the circuit level are designed. In this paper, we present the idea of highly configurable Single Exact Single Approximate (SESA) adders, which provide fine control over the trade-off between exact and approximate computing modes. Furthermore, we introduce the Single Exact Dual approximation (SEDA) adder, which provides the option to adjust the granularity level between exact and approximation modes. The SEDA adder, as opposed to SESA adders, makes it easier to carry out two approximation computations simultaneously. For both the SESA and SEDA adders, the maximum bounded error is present. After being installed at a 32nm technology node, the Tanner EDA tool was used to evaluate the SESA and SEDA adders.
Title: Design And Analysis of Low Power Single Exact Adder Dual Approximate Adder
Description:
The notion of approximation computing has attracted a great deal of interest and recognition, primarily because of its noteworthy benefits with respect to energy efficiency in a variety of applications that are somewhat error-tolerant.
The current study offers a suggested adder that is ideal for processor integration since it can execute dual approximate addition (SEDA) and n-bit single exact addition.
In this study, approximate adders with dynamic runtime reconfigurability between accurate and approximate modes at the circuit level are designed.
In this paper, we present the idea of highly configurable Single Exact Single Approximate (SESA) adders, which provide fine control over the trade-off between exact and approximate computing modes.
Furthermore, we introduce the Single Exact Dual approximation (SEDA) adder, which provides the option to adjust the granularity level between exact and approximation modes.
The SEDA adder, as opposed to SESA adders, makes it easier to carry out two approximation computations simultaneously.
For both the SESA and SEDA adders, the maximum bounded error is present.
After being installed at a 32nm technology node, the Tanner EDA tool was used to evaluate the SESA and SEDA adders.
.
Related Results
Four-bit Nanoadder Controlled by Five-Inputs Majority Elements
Four-bit Nanoadder Controlled by Five-Inputs Majority Elements
This paper presents a nano circuit of a full one-bit adder on the proposed five-input majority element. This innovative full adder design is used to development of a four-bit adder...
Energy efficient design and implementation of approximate adder for image processing applications
Energy efficient design and implementation of approximate adder for image processing applications
Approximate computing is a new technique that promises to speed up
computations while preserving a level of precision suitable for
error-tolerant systems such as neural netwo...
An Energy and Area Efficient Carry Select Adder with Dual Carry Adder Cell
An Energy and Area Efficient Carry Select Adder with Dual Carry Adder Cell
In this paper, an energy and area efficient carry select adder (CSLA) is proposed. To minimize the redundant logic operation of a regular CSLA, a dual carry adder cell is proposed....
High-Speed Area-Efficient VLSI Architecture of Three Operand Binary Adder
High-Speed Area-Efficient VLSI Architecture of Three Operand Binary Adder
This paper proposes a novel high-speed three-operand binary adder architecture, namely the Han-Carlson adder, which mitigates the inherent limitations of traditional Carry Save Add...
Analysis of Approximate adders with single functional error
Analysis of Approximate adders with single functional error
Approximate computing has been extensively employed in arithmetic circuits such as a ripple carry adder (RCA); in an approximate adder, errors are introduced by design. VLSI circui...
Performance Comparison of Adder Topologies with Parallel Processing Adder Circuit
Performance Comparison of Adder Topologies with Parallel Processing Adder Circuit
In today’s modern era IC architecture design adders are become obligatory block. The growth in digitalization scenario to produce compact design products parameters like power, del...
When Does a Dual Matrix Have a Dual Generalized Inverse?
When Does a Dual Matrix Have a Dual Generalized Inverse?
This paper deals with the existence of various types of dual generalized inverses of dual matrices. New and foundational results on the necessary and sufficient conditions for vari...