Search engine for discovering works of Art, research articles, and books related to Art and Culture
Javascript must be enabled to continue!
Design And Analysis of Low Power Single Exact Adder Dual Approximate Adder
View through CrossRef
The notion of approximation computing has attracted a great deal of interest and recognition, primarily because of its noteworthy benefits with respect to energy efficiency in a variety of applications that are somewhat error-tolerant. The current study offers a suggested adder that is ideal for processor integration since it can execute dual approximate addition (SEDA) and n-bit single exact addition. In this study, approximate adders with dynamic runtime reconfigurability between accurate and approximate modes at the circuit level are designed. In this paper, we present the idea of highly configurable Single Exact Single Approximate (SESA) adders, which provide fine control over the trade-off between exact and approximate computing modes. Furthermore, we introduce the Single Exact Dual approximation (SEDA) adder, which provides the option to adjust the granularity level between exact and approximation modes. The SEDA adder, as opposed to SESA adders, makes it easier to carry out two approximation computations simultaneously. For both the SESA and SEDA adders, the maximum bounded error is present. After being installed at a 32nm technology node, the Tanner EDA tool was used to evaluate the SESA and SEDA adders.
Title: Design And Analysis of Low Power Single Exact Adder Dual Approximate Adder
Description:
The notion of approximation computing has attracted a great deal of interest and recognition, primarily because of its noteworthy benefits with respect to energy efficiency in a variety of applications that are somewhat error-tolerant.
The current study offers a suggested adder that is ideal for processor integration since it can execute dual approximate addition (SEDA) and n-bit single exact addition.
In this study, approximate adders with dynamic runtime reconfigurability between accurate and approximate modes at the circuit level are designed.
In this paper, we present the idea of highly configurable Single Exact Single Approximate (SESA) adders, which provide fine control over the trade-off between exact and approximate computing modes.
Furthermore, we introduce the Single Exact Dual approximation (SEDA) adder, which provides the option to adjust the granularity level between exact and approximation modes.
The SEDA adder, as opposed to SESA adders, makes it easier to carry out two approximation computations simultaneously.
For both the SESA and SEDA adders, the maximum bounded error is present.
After being installed at a 32nm technology node, the Tanner EDA tool was used to evaluate the SESA and SEDA adders.
.
Related Results
Four-bit Nanoadder Controlled by Five-Inputs Majority Elements
Four-bit Nanoadder Controlled by Five-Inputs Majority Elements
This paper presents a nano circuit of a full one-bit adder on the proposed five-input majority element. This innovative full adder design is used to development of a four-bit adder...
POWER-EFFICIENT VLSI DESIGN: STRATEGIES FOR LOW-POWER APPLICATIONS
POWER-EFFICIENT VLSI DESIGN: STRATEGIES FOR LOW-POWER APPLICATIONS
“Power-Efficient VLSI Design: Strategies for Low-Power Applications” is a comprehensive guide that explores the intricacies of designing energy-efficient integrated circuits, addre...
Energy efficient design and implementation of approximate adder for image processing applications
Energy efficient design and implementation of approximate adder for image processing applications
Approximate computing is a new technique that promises to speed up
computations while preserving a level of precision suitable for
error-tolerant systems such as neural netwo...
Safety and Efficacy of Atezolizumab in Ovarian Cancer
Safety and Efficacy of Atezolizumab in Ovarian Cancer
Abstract
Introduction
Although the efficacy of PD-L1 blockade has been evaluated in analyses that combine pharmacologically distinct antibodies, the specific efficacy and safety of...
A 32-bit Ripple-Ling Hybrid Carry adder
A 32-bit Ripple-Ling Hybrid Carry adder
Abstract - This paper presents the design and implementation of a 32-bit Ripple Carry Hybrid Adder that combines the simplicity of the Ripple-Carry Adder (RCA) with the speed advan...
High-Speed Area-Efficient VLSI Architecture of Three Operand Binary Adder
High-Speed Area-Efficient VLSI Architecture of Three Operand Binary Adder
This paper proposes a novel high-speed three-operand binary adder architecture, namely the Han-Carlson adder, which mitigates the inherent limitations of traditional Carry Save Add...
An Energy and Area Efficient Carry Select Adder with Dual Carry Adder Cell
An Energy and Area Efficient Carry Select Adder with Dual Carry Adder Cell
In this paper, an energy and area efficient carry select adder (CSLA) is proposed. To minimize the redundant logic operation of a regular CSLA, a dual carry adder cell is proposed....
HIGH-EFFICIENT VLSI ARCHITECTURE FOR THREE OPERAND BINARY ADDER
HIGH-EFFICIENT VLSI ARCHITECTURE FOR THREE OPERAND BINARY ADDER
This paper presents a VLSI architecture for a three-operand binary adder. The proposed design is based on a carry-select adder (CSLA) and Han-Carlson (HCA) adder. Carry-select adde...