Search engine for discovering works of Art, research articles, and books related to Art and Culture
Javascript must be enabled to continue!
Design and Implementation of Verilog Based High Speed Low Power UART
View through CrossRef
The most crucial component of serial communication is a microcircuit called a universal asynchronous receiver/transmitter (UART). Receive-transmitter asynchronous technology is known as UART, and it is widely used for device-to-device communication protocols. Using asynchronous serial communication at a speed that can be adjusted. A hardware communication technique called UART Asynchronous conditions occur when the output of the transmitting device and the receiving end are not in sync with a clock. In UART, receiving a signal is known as RxD, and transmitting a signal is known as TxD. In comparison to the existing conventional UART design, we were able to reduce delay by 29% and power usage by 33% using our approach. The effectiveness of the novel UART design is noticed with the reduction in delay and power consumption. Synthesis and simulation are done in Xilinx ISE and Modelsim and Verilog HDL is used to implement a unique UART design.
Title: Design and Implementation of Verilog Based High Speed Low Power UART
Description:
The most crucial component of serial communication is a microcircuit called a universal asynchronous receiver/transmitter (UART).
Receive-transmitter asynchronous technology is known as UART, and it is widely used for device-to-device communication protocols.
Using asynchronous serial communication at a speed that can be adjusted.
A hardware communication technique called UART Asynchronous conditions occur when the output of the transmitting device and the receiving end are not in sync with a clock.
In UART, receiving a signal is known as RxD, and transmitting a signal is known as TxD.
In comparison to the existing conventional UART design, we were able to reduce delay by 29% and power usage by 33% using our approach.
The effectiveness of the novel UART design is noticed with the reduction in delay and power consumption.
Synthesis and simulation are done in Xilinx ISE and Modelsim and Verilog HDL is used to implement a unique UART design.
Related Results
Memristor-Based Priority Encoder and Decoder Circuit
Memristor-Based Priority Encoder and Decoder Circuit
Introduction:
Memristors, recognized as the fourth fundamental circuit element, exhibit unique features
such as non-volatility, scalability, and energy efficien...
A Review on Implementation of UART Using System Verilog
A Review on Implementation of UART Using System Verilog
UART is one of the most utilized protocols in digital communication systems, which enables efficient serial data transfer between any devices. This paper discusses the design and i...
Verification of High Speed on Chip with VIP using System Verilog
Verification of High Speed on Chip with VIP using System Verilog
Abstract - The exploration work is addressing verification of High speed on chips protocol; we've used the system Verilog grounded test bench structure. I developed a system Verilo...
DESIGN AND IMPLEMENTATION OF UART USING VERILOG: PARALLEL-IN-SERIAL-OUT AND SERIAL-IN-PARALLEL-OUT MODULES
DESIGN AND IMPLEMENTATION OF UART USING VERILOG: PARALLEL-IN-SERIAL-OUT AND SERIAL-IN-PARALLEL-OUT MODULES
The Universal Asynchronous Receiver-Transmitter (UART) is a key component in digital communication, enabling efficient serial data transmission with minimal hardware overhead. This...
Modelado de un Recuperador Dinámico de Tensión para el Mejoramiento de la Calidad de la Onda de Tensión
Modelado de un Recuperador Dinámico de Tensión para el Mejoramiento de la Calidad de la Onda de Tensión
[1] R. C. Dugan, H. W. Beaty, y S. Santoso, Electrical Power Systems Quality, Third edition. Tata McGraw Hill Education, 2012.[2] J. Arrilaga y N. R. Watson, Powe...
Code Converters Using Verilog
Code Converters Using Verilog
In digital electronics Code converters are logic circuits that translate data from one binary code format to another (e.g., Binary to BCD, BCD to Gray, BCD to Excess-3) to enable c...
Generative AI Assertions in UVM-Based System Verilog Functional Verification
Generative AI Assertions in UVM-Based System Verilog Functional Verification
This paper investigates the potential of leveraging artificial intelligence to automate and optimize the verification process, particularly in generating System Verilog assertions ...