Search engine for discovering works of Art, research articles, and books related to Art and Culture
ShareThis
Javascript must be enabled to continue!

Aspects of Bonding Processed CMOS Wafers

View through CrossRef
This paper will give an overview of special aspects and requirements of the back-end of line bonding of processed CMOS wafers. Due to the high complexity of this type of wafer, there are limitations in the bonding process, such as thermal budget or usable chemicals, which must be considered in the choice or development of bonding techniques. On the other hand, the bonding of extensively processed wafers is always challenging, due to the negative influences of wafer processing on the surfaces to be bonded, such as increased roughness and surface topology. These special aspects will be discussed, both generally and for some specific wafer bonding processes, in order to finally determine the general requirements of bonding processes suitable for CMOS wafers.
The Electrochemical Society
Title: Aspects of Bonding Processed CMOS Wafers
Description:
This paper will give an overview of special aspects and requirements of the back-end of line bonding of processed CMOS wafers.
Due to the high complexity of this type of wafer, there are limitations in the bonding process, such as thermal budget or usable chemicals, which must be considered in the choice or development of bonding techniques.
On the other hand, the bonding of extensively processed wafers is always challenging, due to the negative influences of wafer processing on the surfaces to be bonded, such as increased roughness and surface topology.
These special aspects will be discussed, both generally and for some specific wafer bonding processes, in order to finally determine the general requirements of bonding processes suitable for CMOS wafers.

Related Results

Surface Activated Bonding -from the Standard SAB to Modified SAB
Surface Activated Bonding -from the Standard SAB to Modified SAB
The surface activated bonding (SAB) was proposedin thelate 1980’s for bonding of metal to metal and to ceramics at room temperature. The standard SAB method is based on surface act...
Electroplated Al Press Marking for Wafer-Level Bonding
Electroplated Al Press Marking for Wafer-Level Bonding
Heterogeneous integration of micro-electro mechanical systems (MEMS) and complementary metal oxide semiconductor (CMOS) integrated circuits (ICs) by 3D stacking or wafer bonding is...
Collective D2W Hybrid Bonding for 3D SIC and Heterogeneous Integration
Collective D2W Hybrid Bonding for 3D SIC and Heterogeneous Integration
Heterogeneous integration describes the coalescence of multiple developments of the past years. On the one hand, 3D integration technologies have been emerged and are widely availa...
Optimum Transistor Sizing of CMOS Differential Amplifier Using Tunicate Swarm Algorithm
Optimum Transistor Sizing of CMOS Differential Amplifier Using Tunicate Swarm Algorithm
In this paper, optimum transistor sizing of CMOS differential amplifier using tunicate swarm algorithm (TSA) is proposed. The designing of CMOS differential amplifier is activated ...
Sustainability and ultra-processed foods: role of youth
Sustainability and ultra-processed foods: role of youth
The objective of this research is to study and look at the ways how processed food affects human and environmental health and to find alternatives to processed food.  Sustainabilit...
Sustainability and ultra-processed foods: role of youth
Sustainability and ultra-processed foods: role of youth
The objective of this research is to study and look at the ways how processed food affects human and environmental health and to find alternatives to processed food.  Sustainabilit...
Baseline Particle Reduction of Downstream Oxide Etchers Etching Contacts and Vias
Baseline Particle Reduction of Downstream Oxide Etchers Etching Contacts and Vias
AbstractIn the process of etching contact and via openings with a downstream oxide etcher, plasma etch byproducts form polymer that collects on process chamber components. Polymer ...
Surface Protection for Semiconductor Direct Bonding
Surface Protection for Semiconductor Direct Bonding
Semiconductor direct wafer bonding is a widely used process for fabricating 3-dimensional structures, especially engineered substrates such as SOI wafers or cavity wafers with and ...

Back to Top