Javascript must be enabled to continue!
Electroplated Al Press Marking for Wafer-Level Bonding
View through CrossRef
Heterogeneous integration of micro-electro mechanical systems (MEMS) and complementary metal oxide semiconductor (CMOS) integrated circuits (ICs) by 3D stacking or wafer bonding is an emerging approach to advance the functionality of microdevices. Aluminum (Al) has been of interest as one of the wafer bonding materials due to its low cost and compatibility with CMOS processes. However, Al wafer bonding typically requires a high temperature of 450 °C or more due to the stable native oxide which presents on the Al surface. In this study, a wafer bonding technique for heterogeneous integration using electroplated Al bonding frame is demonstrated. The bonding mechanism relies on the mechanical deformation of the electroplated Al bonding frame through a localized bonding pressure by the groove structures on the counter wafer, i.e., press marking. The native oxide on the surface was removed and a fresh Al surface at the bonding interface was released through such a large mechanical deformation. The wafer bonding was demonstrated at the bonding temperatures of 250–450 °C. The influence of the bonding temperature to the quality of the bonded substrates was investigated. The bonding shear strength of 8–100 MPa was obtained, which is comparable with the other Al bonding techniques requiring high bonding temperature.
Title: Electroplated Al Press Marking for Wafer-Level Bonding
Description:
Heterogeneous integration of micro-electro mechanical systems (MEMS) and complementary metal oxide semiconductor (CMOS) integrated circuits (ICs) by 3D stacking or wafer bonding is an emerging approach to advance the functionality of microdevices.
Aluminum (Al) has been of interest as one of the wafer bonding materials due to its low cost and compatibility with CMOS processes.
However, Al wafer bonding typically requires a high temperature of 450 °C or more due to the stable native oxide which presents on the Al surface.
In this study, a wafer bonding technique for heterogeneous integration using electroplated Al bonding frame is demonstrated.
The bonding mechanism relies on the mechanical deformation of the electroplated Al bonding frame through a localized bonding pressure by the groove structures on the counter wafer, i.
e.
, press marking.
The native oxide on the surface was removed and a fresh Al surface at the bonding interface was released through such a large mechanical deformation.
The wafer bonding was demonstrated at the bonding temperatures of 250–450 °C.
The influence of the bonding temperature to the quality of the bonded substrates was investigated.
The bonding shear strength of 8–100 MPa was obtained, which is comparable with the other Al bonding techniques requiring high bonding temperature.
Related Results
Etching Performance Improvement On Semiconductor Silicon Wafers With Redesigned Etching Drum
Etching Performance Improvement On Semiconductor Silicon Wafers With Redesigned Etching Drum
Proses etching atau punaran melibatkan pelbagai tindak balas kimia dan sangat penting dalam menentukan kualiti wafer silikon. Projek ini menyelesaikan masalah utama wafer ketika pr...
Collective D2W Hybrid Bonding for 3D SIC and Heterogeneous Integration
Collective D2W Hybrid Bonding for 3D SIC and Heterogeneous Integration
Heterogeneous integration describes the coalescence of multiple developments of the past years. On the one hand, 3D integration technologies have been emerged and are widely availa...
Surface Activated Bonding -from the Standard SAB to Modified SAB
Surface Activated Bonding -from the Standard SAB to Modified SAB
The surface activated bonding (SAB) was proposedin thelate 1980’s for bonding of metal to metal and to ceramics at room temperature. The standard SAB method is based on surface act...
Low Temperature Bonding with Thin Wafers for 3D Integration
Low Temperature Bonding with Thin Wafers for 3D Integration
The ITRS roadmap for high-density TSV interconnects specifies maximum layer thicknesses of 5-15 µm in 2013 with a sub-micron layer-to-layer alignment accuracy. For 3D chip stacks w...
Numerical simulation on the warpage of reconstructed wafer during encapsulation process
Numerical simulation on the warpage of reconstructed wafer during encapsulation process
Abstract
At present, the general fan-out package generally uses the molding process and uses epoxy molding compound (EMC) material to complete the reconstruction of ...
Ultrathin WLFO
Ultrathin WLFO
ABSTRACT
NANIUM’s Fan-Out Wafer-Level Packaging technology WLFO (Wafer-Level Fan-Out) is based on embedded Wafer-Level Ball Grid Array technology eWLB of Infineon...
Comparison of Enabling Wafer Bonding Techniques for TSV Integration
Comparison of Enabling Wafer Bonding Techniques for TSV Integration
In this study are compared the technical merits and demerits of three bonding methods suitable for manufacturing 3D-ICs. Patterned metal thermo-compression bonding facilitates fine...
Wafer Bonding for Backside Illuminated Image Sensors
Wafer Bonding for Backside Illuminated Image Sensors
Backside illuminated image sensors combine small pixel area with high signal-to-noise ratio. Wafer bonding is a key enabling process step for manufacturing of backside illuminated ...

