Search engine for discovering works of Art, research articles, and books related to Art and Culture
ShareThis
Javascript must be enabled to continue!

Optical interconnect technology developments

View through CrossRef
There is a growing demand to increase the throughput of high-speed processors and computers. To meet this demand, denser, higher-speed ICs and new computing architectures are being developed. Electrical interconnects and switching have been identified as bottlenecks to the throughput of computing systems. Two trends brought on by the need for faster computing systems have pushed the requirements on various levels of interconnects to the edge of what is possible with conventional electrical interconnects. The first trend is the development of higher speed and denser switching devices in silicon and GaAs. The second trend is the development of new architectures for increasing the parallelism, and hence, the throughput of a computing system. Optical interconnects can be applied, at least conceptually, at many levels within a computing architecture. On a physically large scale, optical interconnect technology has been used in local area networks to connect computers. At the next level down in physical size is the interconnection between systems within a computer such as a memory-to-processor connection. This is classified as a board-to-board or backplane interconnection. Next there are the interconnections between individual chips on a single board or between chips in a multichip package. Finally, there are the interconnections between devices within a single chip or on-chip clock distribution. Results pertaining to technology developments in optical routing techniques, packaging of optical and electronic components, high speed optoelectronic devices, and OI demonstrations are presented.
Title: Optical interconnect technology developments
Description:
There is a growing demand to increase the throughput of high-speed processors and computers.
To meet this demand, denser, higher-speed ICs and new computing architectures are being developed.
Electrical interconnects and switching have been identified as bottlenecks to the throughput of computing systems.
Two trends brought on by the need for faster computing systems have pushed the requirements on various levels of interconnects to the edge of what is possible with conventional electrical interconnects.
The first trend is the development of higher speed and denser switching devices in silicon and GaAs.
The second trend is the development of new architectures for increasing the parallelism, and hence, the throughput of a computing system.
Optical interconnects can be applied, at least conceptually, at many levels within a computing architecture.
On a physically large scale, optical interconnect technology has been used in local area networks to connect computers.
At the next level down in physical size is the interconnection between systems within a computer such as a memory-to-processor connection.
This is classified as a board-to-board or backplane interconnection.
Next there are the interconnections between individual chips on a single board or between chips in a multichip package.
Finally, there are the interconnections between devices within a single chip or on-chip clock distribution.
Results pertaining to technology developments in optical routing techniques, packaging of optical and electronic components, high speed optoelectronic devices, and OI demonstrations are presented.

Related Results

Interconnect Design Challenges in Nano CMOS Circuit
Interconnect Design Challenges in Nano CMOS Circuit
In the conventional scaling scheme, interconnect delay cannot be reduced and the global interconnect delay become worse if the length of the wire is not scaled. The conventional ap...
Analysis of non‐ideal effects in coupled VLSI interconnects with active and passive load variations
Analysis of non‐ideal effects in coupled VLSI interconnects with active and passive load variations
PurposeThe aim of this paper is to analyze the effects of aggressor‐line load variations (both active gate and passive capacitive loads) on the non‐ideal effects of a coupled VLSI‐...
A V-Shape Optical Pin Interface for Board Level Optical Interconnect
A V-Shape Optical Pin Interface for Board Level Optical Interconnect
This paper introduces a new interface of an optical pin for Printed Circuit Boards (PCBs), the V-shape cut type which is an innovation from the 90-degree cut type optical pin. The ...
High Performance Electronic Interconnect Materials Characterization - Techniques & Challenges
High Performance Electronic Interconnect Materials Characterization - Techniques & Challenges
ABSTRACT High-power and LED devices generate significant heat that, if not efficiently removed from the assembly, leads to lower operating efficiency and / or low...
Development of electro‐optical PCBs with polymer waveguides for high‐speed intra‐system interconnects
Development of electro‐optical PCBs with polymer waveguides for high‐speed intra‐system interconnects
PurposeThe purpose of this paper is to study fabrication of optical‐PCBs on panel scale boards in a conventional modern PCB process environment. It evaluates impacts on board desig...
Alignability of optical interconnects
Alignability of optical interconnects
A theory for analyzing the alignability, the degree of difficulty of aligning the devices and light beams, of a given optical interconnection system is developed. From various expe...
Contributions to optimal detection in OTDM and OCDMA optical receivers
Contributions to optimal detection in OTDM and OCDMA optical receivers
Recent developments in optical communication systems have increased the performance of optical networks. Low attenuation fiber optics, high spectral purity lasers and optical ampli...
Transforming Electronic Interconnect
Transforming Electronic Interconnect
From nanometers at the transistor level to 100's of microns at the ball grid array (BGA) connections, electronic interconnect of semiconductors spans orders of magnitude as it form...

Back to Top