Search engine for discovering works of Art, research articles, and books related to Art and Culture
ShareThis
Javascript must be enabled to continue!

Design of a dual-issue RISC-V processor

View through CrossRef
Abstract A dual-issue 32-bit RISC-V processor is designed and reported. In order to evaluate the performance of the dual-issue processor, a single-issue processor based on the open source RISC-V instruction set architecture is first designed for reference and it is also the base of the dual-issue processor. The single-issue reference processor, which has a 5-stage pipeline, supports base integer instruction set, integer multiplication and division and compressed instructions, has passed the corresponding functional and compliance tests. The dual-issue processor extends the pipeline to dual-issue and introduces additional processing to solve data hazards in the pipeline. The evaluated result of the dual-issue processor shows that it has significant performance improvement than the single-issue processor.
Title: Design of a dual-issue RISC-V processor
Description:
Abstract A dual-issue 32-bit RISC-V processor is designed and reported.
In order to evaluate the performance of the dual-issue processor, a single-issue processor based on the open source RISC-V instruction set architecture is first designed for reference and it is also the base of the dual-issue processor.
The single-issue reference processor, which has a 5-stage pipeline, supports base integer instruction set, integer multiplication and division and compressed instructions, has passed the corresponding functional and compliance tests.
The dual-issue processor extends the pipeline to dual-issue and introduces additional processing to solve data hazards in the pipeline.
The evaluated result of the dual-issue processor shows that it has significant performance improvement than the single-issue processor.

Related Results

Design
Design
Conventional definitions of design rarely capture its reach into our everyday lives. The Design Council, for example, estimates that more than 2.5 million people use design-related...
When Does a Dual Matrix Have a Dual Generalized Inverse?
When Does a Dual Matrix Have a Dual Generalized Inverse?
This paper deals with the existence of various types of dual generalized inverses of dual matrices. New and foundational results on the necessary and sufficient conditions for vari...
Research and Implementation of Performance Optimization Methods for RISC-V Level-5 Processors
Research and Implementation of Performance Optimization Methods for RISC-V Level-5 Processors
The widespread adoption of fifth-generation Reduced Instruction Set Computing (RISC-V) processors in embedded systems has driven advancements in domestic processor design. However,...
Design of RISCV processor using verilog
Design of RISCV processor using verilog
The main goal of this paper is to develop a 32-bit pipelined processor with several clock domains based on the RISCV (open source RV32I Version 2.0) ISA. To minimize the complexity...
High-Performance 4-Wide Superscalar Out-of-Order RISC-V Processor
High-Performance 4-Wide Superscalar Out-of-Order RISC-V Processor
The continuous demand for high computational throughput in modern processors has encouraged the development of architectures capable of issuing and executing multiple instructions ...
Promoting Reverse Intersystem Crossing in Thermally Activated Delayed Fluorescence via Heavy-Atom Effect
Promoting Reverse Intersystem Crossing in Thermally Activated Delayed Fluorescence via Heavy-Atom Effect
Thermally activated delayed fluorescence (TADF) molecules are promising for realizing durable organic light-emitting diodes in all color regions. Fast reverse intersystem crossing ...

Back to Top