Search engine for discovering works of Art, research articles, and books related to Art and Culture
Javascript must be enabled to continue!
Specific Design on Arithmetic Circuits with Low Power for VLSI Architectures
View through CrossRef
The low power analog and digital systems are the major for any robotic applications. Designing low power and high-speed digital systems is one of the major and essential needs in VLSI Systems. Adder is the main key block in the digital systems. The entire digital systems performance is based on this adder block, which decides the overall power consumption and speed of the circuit. Various early designed full adder cell circuits encountered with low speed and high-power consumption issues. Here novel 1-bit full adder is designed based on XOR and XNOR Cell structure which operates in full swing and also the no critical path. With the use of three proposed the sum and carry is obtained. The main objective of this proposed full adder is to bring minimum power consumption and delay. The novel proposed full adder provides less power consumption by 94.68%, 90.82%, 84.54%, 35.61% and 83.43% while comparing with other full compared adders. The simulations were obtained in DSCH and Microwind tool
Title: Specific Design on Arithmetic Circuits with Low Power for VLSI Architectures
Description:
The low power analog and digital systems are the major for any robotic applications.
Designing low power and high-speed digital systems is one of the major and essential needs in VLSI Systems.
Adder is the main key block in the digital systems.
The entire digital systems performance is based on this adder block, which decides the overall power consumption and speed of the circuit.
Various early designed full adder cell circuits encountered with low speed and high-power consumption issues.
Here novel 1-bit full adder is designed based on XOR and XNOR Cell structure which operates in full swing and also the no critical path.
With the use of three proposed the sum and carry is obtained.
The main objective of this proposed full adder is to bring minimum power consumption and delay.
The novel proposed full adder provides less power consumption by 94.
68%, 90.
82%, 84.
54%, 35.
61% and 83.
43% while comparing with other full compared adders.
The simulations were obtained in DSCH and Microwind tool.
Related Results
New Generation of Electronic Components and How They Influence Printed Circuit Boards
New Generation of Electronic Components and How They Influence Printed Circuit Boards
The approach to reduce the costs of electronic circuits will be the transition of LSI‐circuits to VLSI‐circuits, introducing another order of magnitude to the complexity and densit...
CHALLENGES AND CONVERGENCE OF QUANTUM COMPUTING AND VLSI
CHALLENGES AND CONVERGENCE OF QUANTUM COMPUTING AND VLSI
The convergence of quantum computing and VLSI technology represents a promising yet challenging direction for next-generation computing systems. This chapter examines the fundament...
INTRODUCTION TO VLSI AND SEMICONDUCTOR TECHNOLOGY: A COMPREHENSIVE OVERVIEW
INTRODUCTION TO VLSI AND SEMICONDUCTOR TECHNOLOGY: A COMPREHENSIVE OVERVIEW
Very Large-Scale Integration (VLSI) and semiconductor technology form the foundation of modern electronic systems, enabling the realization of complex, high-performance, and low-po...
AI-DRIVEN VLSI DESIGN AND AUTOMATION
AI-DRIVEN VLSI DESIGN AND AUTOMATION
The rapid increase in the complexity of Very Large-Scale Integration (VLSI) systems, along with continuous semiconductor scaling, has made conventional design and automation techni...
Do Reading and Arithmetic Fluency Share the Same Cognitive Base?
Do Reading and Arithmetic Fluency Share the Same Cognitive Base?
We examined the role of different cognitive-linguistic skills in reading and arithmetic fluency, and whether the effects of these skills are mediated by reading and arithmetic accu...
AI-Assisted Low Power Optimization in CMOS VLSI Circuits Using Machine Learning Technique
AI-Assisted Low Power Optimization in CMOS VLSI Circuits Using Machine Learning Technique
The rapid growth of portable electronic devices, Internet of Things devices, and embedded systems has made power consumption a critical constraint in the design of modern Very Larg...
FinFET Devices and Integration
FinFET Devices and Integration
Through more than a decade of industry wide R&D effort, 3D-FinFET has found its way into manufacturing. In this abstract, we review the key progress in process and integration ...