Search engine for discovering works of Art, research articles, and books related to Art and Culture
Javascript must be enabled to continue!
High performance DRAM architecture with split row buffer
View through CrossRef
In dynamic random access memory (DRAM)‐based main memory, access latency is a key performance metric. Commonly, the access latency is improved by employing row buffers that store the most recently accessed row data. However, if a new request tries to access a different row address from that in the row buffer, which is a row buffer conflict, the access latency is significantly increased. In a heterogeneous multi‐core system, row buffer conflicts occur frequently because various types of processors with different access patterns share the main memory. A novel DRAM architecture that hides the latency penalty due to row buffer conflicts is proposed. The key idea is that read or write commands serviced during activate and precharge operations for different rows in the same bank are carried out by splitting the row buffer into two buffers. Experimental results show that the proposed DRAM architecture achieves up to 16% higher system performance for memory‐intensive applications compared with a conventional DRAM architecture.
Title: High performance DRAM architecture with split row buffer
Description:
In dynamic random access memory (DRAM)‐based main memory, access latency is a key performance metric.
Commonly, the access latency is improved by employing row buffers that store the most recently accessed row data.
However, if a new request tries to access a different row address from that in the row buffer, which is a row buffer conflict, the access latency is significantly increased.
In a heterogeneous multi‐core system, row buffer conflicts occur frequently because various types of processors with different access patterns share the main memory.
A novel DRAM architecture that hides the latency penalty due to row buffer conflicts is proposed.
The key idea is that read or write commands serviced during activate and precharge operations for different rows in the same bank are carried out by splitting the row buffer into two buffers.
Experimental results show that the proposed DRAM architecture achieves up to 16% higher system performance for memory‐intensive applications compared with a conventional DRAM architecture.
Related Results
Row Orientation and Planting Pattern of Relay Intercropped Soybean and Wheat
Row Orientation and Planting Pattern of Relay Intercropped Soybean and Wheat
Relay intercropping soybean [Glycine max(L.) Merr.] into winter wheat (Triticum aestivum L.) may increase soybean yields compared with doublecropping. Once the soybean crop is esta...
FASA-DRAM: Reducing DRAM Latency with Destructive Activation and Delayed Restoration
FASA-DRAM: Reducing DRAM Latency with Destructive Activation and Delayed Restoration
DRAM memory is a performance bottleneck for many applications, due to its high access latency. Previous work has mainly focused on data locality, introducing small-but-fast regions...
FASA-DRAM: Reducing DRAM Latency with Destructive Activation and Delayed Restoration
FASA-DRAM: Reducing DRAM Latency with Destructive Activation and Delayed Restoration
DRAM memory is a performance bottleneck for many applications, due to its high access latency. Previous work has mainly focused on data locality, introducing small but fast regions...
Multiple clone row DRAM
Multiple clone row DRAM
Several previous works have changed DRAM bank structure to reduce memory access latency and have shown performance improvement. However, changes in the area-optimized DRAM bank can...
Fault models, test algorithms and embedded test techniques for DRAM circuits
Fault models, test algorithms and embedded test techniques for DRAM circuits
Τις τελευταίες δεκαετίες οι ηλεκτρονικές συσκευές έχουν γίνει αναπόσπαστο κομμάτι της καθημερινότητας. Αυτό οφείλεται κυρίως στη ραγδαία πρόοδο της τεχνολογίας κατασκευής Ολοκληρωμ...
Mitigating WL-to-WL Disturbance in Dynamic Random-Access Memory (DRAM) through Adopted Spherical Shallow Trench Isolation with Silicon Nitride Layer in the Buried Channel Array Transistor (BCAT)
Mitigating WL-to-WL Disturbance in Dynamic Random-Access Memory (DRAM) through Adopted Spherical Shallow Trench Isolation with Silicon Nitride Layer in the Buried Channel Array Transistor (BCAT)
The Pass Gate Effect (PGE), often referred to as adjacent cell interference, presents a significant challenge in dynamic random-access memory (DRAM). In this study, we investigate ...
The architecture of differences
The architecture of differences
Following in the footsteps of the protagonists of the Italian architectural debate is a mark of culture and proactivity. The synthesis deriving from the artistic-humanistic factors...