Search engine for discovering works of Art, research articles, and books related to Art and Culture
ShareThis
Javascript must be enabled to continue!

Asynchronous Composition of LTL Properties over Infinite and Finite Traces

View through CrossRef
The verification of asynchronous software components poses significant challenges due to the way components interleave and exchange input/output data concurrently. Compositional strategies aim to address this by separating the task of verifying individual components on local properties from the task of combining them to achieve global properties. This paper concentrates on employing symbolic model checking techniques to verify properties specified in Linear-time Temporal Logic (LTL) on asynchronous software components that interact through data ports. Unlike event-based composition, local properties can now impose constraints on input from other components, increasing the complexity of their composition. We consider both the standard semantics over infinite traces as well as the truncated semantics over finite traces to allow scheduling components only finitely many times. We propose a novel LTL rewriting approach, which converts a local property into a global one while considering the interleaving of infinite or finite execution traces of components. We prove the semantic equivalence of local properties and their rewritten version projected on the local symbols. The rewriting is also optimized to reduce formula size and to leave it unchanged when the temporal property is stutter invariant. These methods have been integrated into the OCRA tool, as part of the contract refinement verification suite. Finally, the different composition approaches were compared through an experimental evaluation that covers various types of specifications.
Centre pour la Communication Scientifique Directe (CCSD)
Title: Asynchronous Composition of LTL Properties over Infinite and Finite Traces
Description:
The verification of asynchronous software components poses significant challenges due to the way components interleave and exchange input/output data concurrently.
Compositional strategies aim to address this by separating the task of verifying individual components on local properties from the task of combining them to achieve global properties.
This paper concentrates on employing symbolic model checking techniques to verify properties specified in Linear-time Temporal Logic (LTL) on asynchronous software components that interact through data ports.
Unlike event-based composition, local properties can now impose constraints on input from other components, increasing the complexity of their composition.
We consider both the standard semantics over infinite traces as well as the truncated semantics over finite traces to allow scheduling components only finitely many times.
We propose a novel LTL rewriting approach, which converts a local property into a global one while considering the interleaving of infinite or finite execution traces of components.
We prove the semantic equivalence of local properties and their rewritten version projected on the local symbols.
The rewriting is also optimized to reduce formula size and to leave it unchanged when the temporal property is stutter invariant.
These methods have been integrated into the OCRA tool, as part of the contract refinement verification suite.
Finally, the different composition approaches were compared through an experimental evaluation that covers various types of specifications.

Related Results

LTL Goal Specifications Revisited
LTL Goal Specifications Revisited
The language of linear temporal logic (LTL) has been proposed as a formalism for specifying temporally extended goals and search control constraints in planning. However, the seman...
LTL
LTL
We consider here Linear Temporal Logic (LTL) formulas interpreted over finite traces. We denote this logic by LTLf. The existing approach for LTLfsatisfiability checking is based o...
Self-Locking Domino Logic Pipelines: Application in RISC-V Architectures in FPGA
Self-Locking Domino Logic Pipelines: Application in RISC-V Architectures in FPGA
This paper presents the design and implementation of a self-locking domino logic pipeline controller for a RISC-V processor implemented on an FPGA. The emphasis is on asynchronous ...
Converging from branching to linear metrics on Markov chains
Converging from branching to linear metrics on Markov chains
We study two well-known linear-time metrics on Markov chains (MCs), namely, the strong and strutter trace distances. Our interest in these metrics is motivated by their relation to...
The aim of this paper is to demonstrate the utilisation of a Behavior Tree trace visualiser called BTTrace and generalised LTL formulae patterns to help system analysts analyse cou...
Video-Enhanced English Asynchronous Learning; Students' Voice
Video-Enhanced English Asynchronous Learning; Students' Voice
Various studies investigated the use of video material in the English classroom. Several studies also observed the effectiveness of asynchronous learning, especially during the Cov...

Back to Top