Search engine for discovering works of Art, research articles, and books related to Art and Culture
Javascript must be enabled to continue!
Low Power Parallel Prefix Adder
View through CrossRef
Addition is a fundamental operation of all Arithmetic and Logic Units (ALU).The speed of addition operation decides the computational frequency of ALU. In order to improve the performance of the binary adder, the parallel prefix adder are preferred. There are various parallel prefix adders available. This work focuses on designing 8-bit prefix adders such as Brent Kung ,Kogge Stone and Sklansky adders using GDI technique. The performance of these GDI based prefix adders are compared with that of CMOS based prefix adder. GDI based prefix adders out performs CMOS based prefix adders in terms of power delay product (PDP). The design is implemented and simulated by DSCH2 and MICROWIND tool .The simulation result reveal about 31%,40% and 50 % of power saving is attained and the number of transistors also reduced.
Trans Tech Publications, Ltd.
Title: Low Power Parallel Prefix Adder
Description:
Addition is a fundamental operation of all Arithmetic and Logic Units (ALU).
The speed of addition operation decides the computational frequency of ALU.
In order to improve the performance of the binary adder, the parallel prefix adder are preferred.
There are various parallel prefix adders available.
This work focuses on designing 8-bit prefix adders such as Brent Kung ,Kogge Stone and Sklansky adders using GDI technique.
The performance of these GDI based prefix adders are compared with that of CMOS based prefix adder.
GDI based prefix adders out performs CMOS based prefix adders in terms of power delay product (PDP).
The design is implemented and simulated by DSCH2 and MICROWIND tool .
The simulation result reveal about 31%,40% and 50 % of power saving is attained and the number of transistors also reduced.
Related Results
High-Speed Area-Efficient VLSI Architecture of Three Operand Binary Adder
High-Speed Area-Efficient VLSI Architecture of Three Operand Binary Adder
This paper proposes a novel high-speed three-operand binary adder architecture, namely the Han-Carlson adder, which mitigates the inherent limitations of traditional Carry Save Add...
AFIKSASI DALAM PENINGKATAN VALENSI VERBA BAHASA JAWA DAN BAHASA BANJAR
AFIKSASI DALAM PENINGKATAN VALENSI VERBA BAHASA JAWA DAN BAHASA BANJAR
Abstrak
Penelitian ini merupakan penelitian kualitatif yang bertujuan untuk untuk mengetahui proses afiksasi yang berperan terhadap peningkatan valensi verba dalam bahasa Jaw...
HIGH-EFFICIENT VLSI ARCHITECTURE FOR THREE OPERAND BINARY ADDER
HIGH-EFFICIENT VLSI ARCHITECTURE FOR THREE OPERAND BINARY ADDER
This paper presents a VLSI architecture for a three-operand binary adder. The proposed design is based on a carry-select adder (CSLA) and Han-Carlson (HCA) adder. Carry-select adde...
Four-bit Nanoadder Controlled by Five-Inputs Majority Elements
Four-bit Nanoadder Controlled by Five-Inputs Majority Elements
This paper presents a nano circuit of a full one-bit adder on the proposed five-input majority element. This innovative full adder design is used to development of a four-bit adder...
A 32-bit Ripple-Ling Hybrid Carry adder
A 32-bit Ripple-Ling Hybrid Carry adder
Abstract - This paper presents the design and implementation of a 32-bit Ripple Carry Hybrid Adder that combines the simplicity of the Ripple-Carry Adder (RCA) with the speed advan...
Performance Comparison of Adder Topologies with Parallel Processing Adder Circuit
Performance Comparison of Adder Topologies with Parallel Processing Adder Circuit
In today’s modern era IC architecture design adders are become obligatory block. The growth in digitalization scenario to produce compact design products parameters like power, del...
Implementation of High Speed Cordic Architecture Using Han-Carlson Parallel Prefix Adder
Implementation of High Speed Cordic Architecture Using Han-Carlson Parallel Prefix Adder
CORDIC is used for calculating trigonometric, hyperbolic, logarithmic functions by using addition, subtractions, shifting operations. In this project adders block is replaced with ...
A Novel High Computing Power Efficient VLSI Architectures of Three Operand Binary Adders
A Novel High Computing Power Efficient VLSI Architectures of Three Operand Binary Adders
Directly or indirectly adders are the basic elements in almost all digital circuits, three operand adders are the basic building blocks in LCG (Linear congruential generator) based...