Search engine for discovering works of Art, research articles, and books related to Art and Culture
ShareThis
Javascript must be enabled to continue!

Wafer Bonding for Backside Illuminated Image Sensors

View through CrossRef
Backside illuminated image sensors combine small pixel area with high signal-to-noise ratio. Wafer bonding is a key enabling process step for manufacturing of backside illuminated image sensors. The fully CMOS processed image sensor wafer is bonded to a blank silicon carrier wafer and then back thinned to reveal the photodiodes. As a result the photodiodes are on top of the metal interconnects thereby eliminating any shading of the photosensitive area. Plasma activated fusion wafer bonding enables a room temperature wafer bonding with highest wafer-to-wafer alignment accuracy.
Title: Wafer Bonding for Backside Illuminated Image Sensors
Description:
Backside illuminated image sensors combine small pixel area with high signal-to-noise ratio.
Wafer bonding is a key enabling process step for manufacturing of backside illuminated image sensors.
The fully CMOS processed image sensor wafer is bonded to a blank silicon carrier wafer and then back thinned to reveal the photodiodes.
As a result the photodiodes are on top of the metal interconnects thereby eliminating any shading of the photosensitive area.
Plasma activated fusion wafer bonding enables a room temperature wafer bonding with highest wafer-to-wafer alignment accuracy.

Related Results

Etching Performance Improvement On Semiconductor Silicon Wafers With Redesigned Etching Drum
Etching Performance Improvement On Semiconductor Silicon Wafers With Redesigned Etching Drum
Proses etching atau punaran melibatkan pelbagai tindak balas kimia dan sangat penting dalam menentukan kualiti wafer silikon. Projek ini menyelesaikan masalah utama wafer ketika pr...
Collective D2W Hybrid Bonding for 3D SIC and Heterogeneous Integration
Collective D2W Hybrid Bonding for 3D SIC and Heterogeneous Integration
Heterogeneous integration describes the coalescence of multiple developments of the past years. On the one hand, 3D integration technologies have been emerged and are widely availa...
Electroplated Al Press Marking for Wafer-Level Bonding
Electroplated Al Press Marking for Wafer-Level Bonding
Heterogeneous integration of micro-electro mechanical systems (MEMS) and complementary metal oxide semiconductor (CMOS) integrated circuits (ICs) by 3D stacking or wafer bonding is...
Heterogeneous System-in-Package (HSIP) Using Fan-Out Wafer-Level Packaging (FOWLP)
Heterogeneous System-in-Package (HSIP) Using Fan-Out Wafer-Level Packaging (FOWLP)
An interposer with embedded semiconductor die and passive devices has been fabricated using a Heterogeneous System-in-Package (HSIP) technology in order to create a highly dense in...
Heterogeneous System-In-Package (HSIP) Technology
Heterogeneous System-In-Package (HSIP) Technology
Abstract A stitched test vehicle has been designed using molded wafer technology to characterize the assembly yield and reliability of a 4-layered topside Buildup (B...
Collective Die Bonding: An Enabling Toolkit for Heterogeneous Integration
Collective Die Bonding: An Enabling Toolkit for Heterogeneous Integration
The increasing demand for high performance devices with increased functionality onto a single device/package and with reduced form factor were the main factors driving the developm...
Solutions for Wafer-Level Packaging of High Brightness LEDs
Solutions for Wafer-Level Packaging of High Brightness LEDs
High brightness LEDs (HB-LEDs) carry a high prospect for general lighting applications. Competing with the cost/performance ratio of current light sources demands an increase of th...
3D High Density: technology, roadmap and applications
3D High Density: technology, roadmap and applications
After many years of packaging evolution as main industrial driver for 3D integration, even denser integration scheme have gained recently more interest. Slowdown of Moore's law whi...

Back to Top