Search engine for discovering works of Art, research articles, and books related to Art and Culture
Javascript must be enabled to continue!
Buried Layer Engineering to Reduce the Drain-Induced Barrier Lowering of Sub-0.05 µm SOI-MOSFET
View through CrossRef
The influence of the buried layer structure on the drain-induced barrier lowering (DIBL) is investigated for a silicon-on-insulator metal-oxide-silicon field-effect-transistor (SOI-MOSFET) by a two-dimensional device simulator. The buried layer thickness and the dielectric constant of the buried layer are varied systematically. It is found that the degradation on the threshold voltage can be separated into two components. One component originates from the electric flux via the SOI layer and the other via the buried layer. The buried insulator engineering which controls the thickness and the dielectric constant of the buried layer is effective in reducing the latter component. The gate length limit can be reduced by 23% by the buried air gap structure where the dielectric constant of the buried layer is 1.0.
Title: Buried Layer Engineering to Reduce the Drain-Induced Barrier Lowering of Sub-0.05 µm SOI-MOSFET
Description:
The influence of the buried layer structure on the drain-induced barrier lowering (DIBL) is investigated for a silicon-on-insulator metal-oxide-silicon field-effect-transistor (SOI-MOSFET) by a two-dimensional device simulator.
The buried layer thickness and the dielectric constant of the buried layer are varied systematically.
It is found that the degradation on the threshold voltage can be separated into two components.
One component originates from the electric flux via the SOI layer and the other via the buried layer.
The buried insulator engineering which controls the thickness and the dielectric constant of the buried layer is effective in reducing the latter component.
The gate length limit can be reduced by 23% by the buried air gap structure where the dielectric constant of the buried layer is 1.
Related Results
Perbedaan cost-effectiveness pengangkatan drain kurang dari 3 hari dengan lebih dari 3 hari pada modified radical mastectomy
Perbedaan cost-effectiveness pengangkatan drain kurang dari 3 hari dengan lebih dari 3 hari pada modified radical mastectomy
Introduction: Modified radical mastectomy (MRM) is a therapeutic choice for operable breast cancer. The most frequent post-surgery complication is seroma formation, and this can be...
Comparison of Standard and Low-Dose Separation-by-Implanted-Oxygen Substrates for 0.15 µm SOI MOSFET Applications
Comparison of Standard and Low-Dose Separation-by-Implanted-Oxygen Substrates for 0.15 µm SOI MOSFET Applications
The influence of buried oxide thickness on short-channel effects in silicon-on-insulator metal-oxide-semiconductor field-effect transistors (SOI MOSFET's) is investigated. It is sh...
Design of a 1.2 kV SiC MOSFET with Buried Oxide for Improving Switching Characteristics
Design of a 1.2 kV SiC MOSFET with Buried Oxide for Improving Switching Characteristics
The 1.2 kV SiC MOSFET with a buried oxide was verified to be effective in improving switching characteristics. It is crucial to reduce the gate–drain charge (QGD) of devices to min...
OUTCOME OF LAPAROSCOPIC CHOLECYSTECTOMY WITH &WITHOUT DRAIN
OUTCOME OF LAPAROSCOPIC CHOLECYSTECTOMY WITH &WITHOUT DRAIN
BACKGROUND: Cholecystitis is common health problem and laparoscopic approach to gallstonedisease is procedure of choice. Intra abdominal drain is used to pervert post operative sub...
Analysis of Short-Channel Schottky Source/Drain Metal-Oxide-Semiconductor Field-Effect Transistor on Silicon-on-Insulator Substrate and Demonstration of Sub-50-nm n-type Devices with Metal Gate
Analysis of Short-Channel Schottky Source/Drain Metal-Oxide-Semiconductor Field-Effect Transistor on Silicon-on-Insulator Substrate and Demonstration of Sub-50-nm n-type Devices with Metal Gate
The Schottky source/drain metal-oxide-semiconductor field-effect transistor (MOSFET) has potential for scaling to the nanometer regime, because low electrode resistances with very ...
Experimental Study on the Structural Behavior of Secondary Barrier of MARK-III LNG CCS
Experimental Study on the Structural Behavior of Secondary Barrier of MARK-III LNG CCS
The market of LNG (Liquefied Natural Gas) carrier is remarkably expanded in the last four or five years, and lots of LNG vessels are being built in many shipyards in the world. Mem...
PERANCANGAN SYNCHRONOUS POWER CONVERTER TIPE BUCK BERBASIS ATMEGA16
PERANCANGAN SYNCHRONOUS POWER CONVERTER TIPE BUCK BERBASIS ATMEGA16
Ciri khas pada elektronika daya adalah efisiensi, penggunaan regulator linear dengan berdasarkan prinsip pembagi tegangan atau pembagi arus dinilai sudah tidak efisien karena bany...
Analytical Modeling of Short-Channel Behavior of Accumulation-Mode Transistors on Silicon-on-Insulator Substrate
Analytical Modeling of Short-Channel Behavior of Accumulation-Mode Transistors on Silicon-on-Insulator Substrate
In this paper we present a theoretical analysis of accumulation-mode (AM) silicon-on-insulator metal-oxide-semiconductor field-effect transistors (SOI MOSFET's) with gate lengths...