Search engine for discovering works of Art, research articles, and books related to Art and Culture
Javascript must be enabled to continue!
FPGA Implementation of Convolutional Encoder And Hard Decision Viterbi Decoder
View through CrossRef
In this paper, we concern with designing and implementing a convolutional encoder and Viterbi decoder which are the essential block in digital communication systems using FPGA technology. Convolutional coding is a coding scheme used in communication systems including deep space communications and wireless communications. It provides an alternative approach to block codes for transmission over a noisy channel. The block codes can be applied only for the block of data. The convolutional coding has an advantage over the block codes in that it can be applied to a continuous data stream as well as to blocks of data.The motivation of this paper is to realize a Viterbi decoder having Constraint length 9 and code rate 1/2 by Xilinx 12.4i tools.
Institute for Project Management Pvt. Ltd
Title: FPGA Implementation of Convolutional Encoder And Hard Decision Viterbi Decoder
Description:
In this paper, we concern with designing and implementing a convolutional encoder and Viterbi decoder which are the essential block in digital communication systems using FPGA technology.
Convolutional coding is a coding scheme used in communication systems including deep space communications and wireless communications.
It provides an alternative approach to block codes for transmission over a noisy channel.
The block codes can be applied only for the block of data.
The convolutional coding has an advantage over the block codes in that it can be applied to a continuous data stream as well as to blocks of data.
The motivation of this paper is to realize a Viterbi decoder having Constraint length 9 and code rate 1/2 by Xilinx 12.
4i tools.
Related Results
Memristor-Based Priority Encoder and Decoder Circuit
Memristor-Based Priority Encoder and Decoder Circuit
Introduction:
Memristors, recognized as the fourth fundamental circuit element, exhibit unique features
such as non-volatility, scalability, and energy efficien...
Power Consumption Optimization Technique in ACS for Space Time Trellis Code Viterbi Decoder
Power Consumption Optimization Technique in ACS for Space Time Trellis Code Viterbi Decoder
To provide fast digital communications systems, energy efficient, high-performance, low power is critical for decoding mobile receiver device. This paper proposes a low power optim...
Improving the Performance of Viterbi Decoder using Window System
Improving the Performance of Viterbi Decoder using Window System
An efficient Viterbi decoder is introduced in this paper; it is called Viterbi decoder with window system. The simulation results, over Gaussian channels, are performed from rate 1...
Аналіз застосування технологій ПЛІС в складі IoT
Аналіз застосування технологій ПЛІС в складі IoT
The subject of study in this article and work is the modern technologies of programmable logic devices (PLD) classified as FPGA, and the peculiarities of its application in Interne...
Method of QoS evaluation of FPGA as a service
Method of QoS evaluation of FPGA as a service
The subject of study in this article is the evaluation of the performance issues of cloud services implemented using FPGA technology. The goal is to improve the performance of clou...
Methods of Deployment and Evaluation of FPGA as a Service Under Conditions of Changing Requirements and Environments
Methods of Deployment and Evaluation of FPGA as a Service Under Conditions of Changing Requirements and Environments
Applying Field Programmable Gate Array (FPGA) technology in cloud infrastructure and heterogeneous computations is of great interest today. FPGA as a Service assumes that the progr...
Autonomy on Trial
Autonomy on Trial
Photo by CHUTTERSNAP on Unsplash
Abstract
This paper critically examines how US bioethics and health law conceptualize patient autonomy, contrasting the rights-based, individualist...
Development of a model for determining the necessary FPGA computing resource for placing a multilayer neural network on it
Development of a model for determining the necessary FPGA computing resource for placing a multilayer neural network on it
In this paper, the object of the research is the implementation of artificial neural networks (ANN) on FPGA. The problem to be solved is the construction of a mathematical model us...