Javascript must be enabled to continue!
Design and Analysis of Dynamic Comparator Implemented Using Stacking Technique
View through CrossRef
Abstract
Comparatorsareone of the basic devices that is mostly used in analog-to-digital converters (ADC). Designing low-power circuits with CMOS technology has been a serious research problem for several years. Nowadays the need of low power electronics became vital in various fields. In this paper, stacking technique is used to reduce the power consumed by the comparator.65nm CMOS process is used to design and simulate the comparator. The power consumption ofproposed comparator is compared with thepower consumption of double tail dynamic latch comparator. The proposed approach obtained less power consumption results.
Title: Design and Analysis of Dynamic Comparator Implemented Using Stacking Technique
Description:
Abstract
Comparatorsareone of the basic devices that is mostly used in analog-to-digital converters (ADC).
Designing low-power circuits with CMOS technology has been a serious research problem for several years.
Nowadays the need of low power electronics became vital in various fields.
In this paper, stacking technique is used to reduce the power consumed by the comparator.
65nm CMOS process is used to design and simulate the comparator.
The power consumption ofproposed comparator is compared with thepower consumption of double tail dynamic latch comparator.
The proposed approach obtained less power consumption results.
Related Results
Performance Analysis of Hybrid Comparator using 45nm Technology
Performance Analysis of Hybrid Comparator using 45nm Technology
In the present real-time world, due to the improvements and innovations of System on Chip (SoC) applications, there is a requirement to integrate multiple technology design topolog...
All-optical analog comparator
All-optical analog comparator
AbstractAn analog comparator is one of the core units in all-optical analog-to-digital conversion (AO-ADC) systems, which digitizes different amplitude levels into two levels of lo...
Stacking stability of C2N bilayer nanosheet
Stacking stability of C2N bilayer nanosheet
AbstractIn recent years, a 2D graphene-like sheet: monolayer C2N was synthesized via a simple wet-chemical reaction. Here, we studied the stability and electronic properties of bil...
Thermally Induced Irreversible Disorder in Interlayer Stacking of γ‐GeSe
Thermally Induced Irreversible Disorder in Interlayer Stacking of γ‐GeSe
AbstractThe interlayer stacking shift in van der Waals (vdW) crystals represents an important degree of freedom to control various material properties, including magnetism, ferroel...
From Redundancy to Emphasis: Teaching Pragmatic Stacking Frames in Chinese as a Foreign Language
From Redundancy to Emphasis: Teaching Pragmatic Stacking Frames in Chinese as a Foreign Language
Abstract: In modern Chinese, the widely used stacking frames composed of semantically overlapping components are pragmatically employed to emphasize and highlight information. Tra...
Analyse von Orphan- Drug-Verfahren in der frühen Nutzenbewertung: RCTs versus best-verfügbare vergleichende Evidenz
Analyse von Orphan- Drug-Verfahren in der frühen Nutzenbewertung: RCTs versus best-verfügbare vergleichende Evidenz
For drugs intended to use in rare diseases (orphan drugs), the requirements of the early benefit assessment according to § 35a SGB V (Social Security Code, book 5) pose a particula...
AUTOMATIC ESTIMATION OF STACKING VELOCITY BASED ON SPARSE INVERSION
AUTOMATIC ESTIMATION OF STACKING VELOCITY BASED ON SPARSE INVERSION
AbstractStacking velocity analysis is a routine procedure in seismic data processing, and is also a classical method for initial velocity model building. Usually, stacking velocity...

