Search engine for discovering works of Art, research articles, and books related to Art and Culture
ShareThis
Javascript must be enabled to continue!

An Embedded Planar-Foil Capacitor Material, FPGA Based Interposer, Aimed at Improving System Performance and Reduce Board Size for Space Based Electronics

View through CrossRef
An Embedded Planar-Foil Capacitor Material FPGA Interposer Aimed at Improving System Performance and Reduce Board Size for Space Based Electronics. This paper presents our work to date in developing, and testing embedded planar-foil capacitor based interposer meant to be used together with high density components such as Field Programmable Gate Arrays (FPGAs) and Application Specific Integrated Circuits (ASICs). These devices typically have a large number of I/O pins and power pins. The high speed enabled by these devices requires a large number of discrete bypass capacitors as close as possible to the power pins. These capacitors take up a considerable amount of the board area on the application circuit board. Our interposer replaces these components freeing up space of traditional bypass capacitors for other circuitry. Our interposer was focused on the needs of Micro Semi’s RTG4. We developed the interposer using COTS embedded foil capacitors. We developed designs for Oak Mitsui, 3M and TDK foils. The three different designs were simulated using power distribution techniques, constructed and tested. Our simulations showed that our implementation of placing the capacitive foil based “Interposer” placed directly under the FPGA customized the capacitance to the FPGA banks, and resulted in improved horizontal and vertical interconnect inductances. The use of the interposer results in an overall reduction in our Printed Wiring Board (PWB) area. This work was developed under NASA’s Europa Lander Technology Maturation Task entitled “Ultra Low Temperature Electronics” and ColdTech technology effort entitled “Cold Survivable Motor Controller” which is aimed at increasing science return by reducing the SWaP of motor control and avionics.
IMAPS - International Microelectronics Assembly and Packaging Society
Title: An Embedded Planar-Foil Capacitor Material, FPGA Based Interposer, Aimed at Improving System Performance and Reduce Board Size for Space Based Electronics
Description:
An Embedded Planar-Foil Capacitor Material FPGA Interposer Aimed at Improving System Performance and Reduce Board Size for Space Based Electronics.
This paper presents our work to date in developing, and testing embedded planar-foil capacitor based interposer meant to be used together with high density components such as Field Programmable Gate Arrays (FPGAs) and Application Specific Integrated Circuits (ASICs).
These devices typically have a large number of I/O pins and power pins.
The high speed enabled by these devices requires a large number of discrete bypass capacitors as close as possible to the power pins.
These capacitors take up a considerable amount of the board area on the application circuit board.
Our interposer replaces these components freeing up space of traditional bypass capacitors for other circuitry.
Our interposer was focused on the needs of Micro Semi’s RTG4.
We developed the interposer using COTS embedded foil capacitors.
We developed designs for Oak Mitsui, 3M and TDK foils.
The three different designs were simulated using power distribution techniques, constructed and tested.
Our simulations showed that our implementation of placing the capacitive foil based “Interposer” placed directly under the FPGA customized the capacitance to the FPGA banks, and resulted in improved horizontal and vertical interconnect inductances.
The use of the interposer results in an overall reduction in our Printed Wiring Board (PWB) area.
This work was developed under NASA’s Europa Lander Technology Maturation Task entitled “Ultra Low Temperature Electronics” and ColdTech technology effort entitled “Cold Survivable Motor Controller” which is aimed at increasing science return by reducing the SWaP of motor control and avionics.

Related Results

On Flores Island, do "ape-men" still exist? https://www.sapiens.org/biology/flores-island-ape-men/
On Flores Island, do "ape-men" still exist? https://www.sapiens.org/biology/flores-island-ape-men/
<span style="font-size:11pt"><span style="background:#f9f9f4"><span style="line-height:normal"><span style="font-family:Calibri,sans-serif"><b><spa...
Hubungan Perilaku Pola Makan dengan Kejadian Anak Obesitas
Hubungan Perilaku Pola Makan dengan Kejadian Anak Obesitas
<p><em><span style="font-size: 11.0pt; font-family: 'Times New Roman',serif; mso-fareast-font-family: 'Times New Roman'; mso-ansi-language: EN-US; mso-fareast-langua...
Method of QoS evaluation of FPGA as a service
Method of QoS evaluation of FPGA as a service
The subject of study in this article is the evaluation of the performance issues of cloud services implemented using FPGA technology. The goal is to improve the performance of clou...
Аналіз застосування технологій ПЛІС в складі IoT
Аналіз застосування технологій ПЛІС в складі IoT
The subject of study in this article and work is the modern technologies of programmable logic devices (PLD) classified as FPGA, and the peculiarities of its application in Interne...
Methods of Deployment and Evaluation of FPGA as a Service Under Conditions of Changing Requirements and Environments
Methods of Deployment and Evaluation of FPGA as a Service Under Conditions of Changing Requirements and Environments
Applying Field Programmable Gate Array (FPGA) technology in cloud infrastructure and heterogeneous computations is of great interest today. FPGA as a Service assumes that the progr...
Seditious Spaces
Seditious Spaces
The title ‘Seditious Spaces’ is derived from one aspect of Britain’s colonial legacy in Malaysia (formerly Malaya): the Sedition Act 1948. While colonial rule may seem like it was ...
Comparación de enfoques de desarrollo HDL y HLL en FPGA para aplicaciones de procesamiento de imágenes
Comparación de enfoques de desarrollo HDL y HLL en FPGA para aplicaciones de procesamiento de imágenes
Desde su invención a medidados de los 90, las FPGA han destacado por su gran poder de cómputo, bajo consumo energético y alta flexibilidad al reconfigurar su arquitectura interna p...
High-Performance FPGA Acceleration for Transformer-Based Models
High-Performance FPGA Acceleration for Transformer-Based Models
Foundation neural networks—large-scale, pre-trained models such as transformers—have rapidly emerged as the cornerstone of state-of-the-art artificial intelligence systems across n...

Back to Top