Search engine for discovering works of Art, research articles, and books related to Art and Culture
Javascript must be enabled to continue!
FPGA Implementation of DFT Processor using Vedic Multiplier
View through CrossRef
Many a times Mathematical computations are easier in frequency domain than time domain. Discrete Fourier transform (DFT) is a tool to convert signals from time domain to frequency domain which is widely used mainly in Digital Signal and Image Processing applications. Fast Fourier Transform (FFT) is a method to find DFT in time constraint applications which is affected by number of complex multiplier. In this paper 16-bit DFT using Vedic Multiplier, a high- speed multiplier is proposed with an objective to replace conventional complex multiplier and to decrease computation time. The proposed system is implemented in Virtex-4 FPGA and the results show that FFT using Urdhva Tiryakbhyam algorithm of Vedic multiplier is faster than other methods of DFT
Title: FPGA Implementation of DFT Processor using Vedic Multiplier
Description:
Many a times Mathematical computations are easier in frequency domain than time domain.
Discrete Fourier transform (DFT) is a tool to convert signals from time domain to frequency domain which is widely used mainly in Digital Signal and Image Processing applications.
Fast Fourier Transform (FFT) is a method to find DFT in time constraint applications which is affected by number of complex multiplier.
In this paper 16-bit DFT using Vedic Multiplier, a high- speed multiplier is proposed with an objective to replace conventional complex multiplier and to decrease computation time.
The proposed system is implemented in Virtex-4 FPGA and the results show that FFT using Urdhva Tiryakbhyam algorithm of Vedic multiplier is faster than other methods of DFT.
Related Results
The Rig-Vedic and Post-Rig-Vedic Polity (1500 BCE-500 BCE) [PDF, E-Book]
The Rig-Vedic and Post-Rig-Vedic Polity (1500 BCE-500 BCE) [PDF, E-Book]
The book critically examines and assesses the literary evidence available through Vedic and allied literature portraying the nature of Vedic polity, the functionalities of its vari...
The Rig-Vedic and Post-Rig-Vedic Polity (1500 BCE-500 BCE) [EPUB, E-Book]
The Rig-Vedic and Post-Rig-Vedic Polity (1500 BCE-500 BCE) [EPUB, E-Book]
The book critically examines and assesses the literary evidence available through Vedic and allied literature portraying the nature of Vedic polity, the functionalities of its vari...
Method of QoS evaluation of FPGA as a service
Method of QoS evaluation of FPGA as a service
The subject of study in this article is the evaluation of the performance issues of cloud services implemented using FPGA technology. The goal is to improve the performance of clou...
Аналіз застосування технологій ПЛІС в складі IoT
Аналіз застосування технологій ПЛІС в складі IoT
The subject of study in this article and work is the modern technologies of programmable logic devices (PLD) classified as FPGA, and the peculiarities of its application in Interne...
VLSI implementation of Wallace Tree Multiplier using Ladner-Fischer Adder
VLSI implementation of Wallace Tree Multiplier using Ladner-Fischer Adder
Nowadays, most of the application depends on arithmetic designs such as an adder, multiplier, divider, etc. Among that, multipliers are very essential for designing industrial appl...
Methods of Deployment and Evaluation of FPGA as a Service Under Conditions of Changing Requirements and Environments
Methods of Deployment and Evaluation of FPGA as a Service Under Conditions of Changing Requirements and Environments
Applying Field Programmable Gate Array (FPGA) technology in cloud infrastructure and heterogeneous computations is of great interest today. FPGA as a Service assumes that the progr...
Vedic Chess Sutras for Winning Strategies in Chess Game
Vedic Chess Sutras for Winning Strategies in Chess Game
Chess is a game of great significance, transcending its role as a pastime to become a tool for personal growth, education, cultural expression, and intellectual development. Its le...
Comparación de enfoques de desarrollo HDL y HLL en FPGA para aplicaciones de procesamiento de imágenes
Comparación de enfoques de desarrollo HDL y HLL en FPGA para aplicaciones de procesamiento de imágenes
Desde su invención a medidados de los 90, las FPGA han destacado por su gran poder de cómputo, bajo consumo energético y alta flexibilidad al reconfigurar su arquitectura interna p...