Search engine for discovering works of Art, research articles, and books related to Art and Culture
ShareThis
Javascript must be enabled to continue!

Relative roles of instruction count and cycles per instruction in WCET estimation (abstracts only)

View through CrossRef
Most of the existing WCET estimation methods directly estimate execution time, ET, in cycles. We propose to study ET as a product of two factors, ET = IC * CPI, where IC is instruction count and CPI is cycles per instruction. Considering directly the estimation of ET may lead to a highly pessimistic estimate since implicitly these methods may be using worst case IC and worst case CPI. We hypothesize that there exists a functional relationship between CPI and IC such that CPI=f(IC). This is ascertained by computing the covariance matrix and studying the scatter plots of CPI versus IC. IC and CPI values are obtained by running benchmarks with a large number of inputs using the cycle accurate architectural simulator, Simplescalar on two different architectures. It is shown that the benchmarks can be grouped into different classes based on the CPI versus IC relationship. For some benchmarks like FFT, FIR etc., both IC and CPI are almost a constant irrespective of the input. There are other benchmarks that exhibit a direct or an inverse relationship between CPI and IC. In such a case, one can predict CPI for a given IC as CPI=f(IC). We derive the theoretical worst case IC for a program, denoted as SWIC, using integer linear programming(ILP) and estimate WCET as SWIC*f(SWIC). However, if CPI decreases sharply with IC then measured maximum cycles is observed to be a better estimate. For certain other benchmarks, it is observed that the CPI versus IC relationship is either random or CPI remains constant with varying IC. In such cases, WCET is estimated as the product of SWIC and measured maximum CPI. It is observed that use of the proposed method results in tighter WCET estimates than Chronos, a static WCET analyzer, for most benchmarks for the two architectures considered in this paper.
Title: Relative roles of instruction count and cycles per instruction in WCET estimation (abstracts only)
Description:
Most of the existing WCET estimation methods directly estimate execution time, ET, in cycles.
We propose to study ET as a product of two factors, ET = IC * CPI, where IC is instruction count and CPI is cycles per instruction.
Considering directly the estimation of ET may lead to a highly pessimistic estimate since implicitly these methods may be using worst case IC and worst case CPI.
We hypothesize that there exists a functional relationship between CPI and IC such that CPI=f(IC).
This is ascertained by computing the covariance matrix and studying the scatter plots of CPI versus IC.
IC and CPI values are obtained by running benchmarks with a large number of inputs using the cycle accurate architectural simulator, Simplescalar on two different architectures.
It is shown that the benchmarks can be grouped into different classes based on the CPI versus IC relationship.
For some benchmarks like FFT, FIR etc.
, both IC and CPI are almost a constant irrespective of the input.
There are other benchmarks that exhibit a direct or an inverse relationship between CPI and IC.
In such a case, one can predict CPI for a given IC as CPI=f(IC).
We derive the theoretical worst case IC for a program, denoted as SWIC, using integer linear programming(ILP) and estimate WCET as SWIC*f(SWIC).
However, if CPI decreases sharply with IC then measured maximum cycles is observed to be a better estimate.
For certain other benchmarks, it is observed that the CPI versus IC relationship is either random or CPI remains constant with varying IC.
In such cases, WCET is estimated as the product of SWIC and measured maximum CPI.
It is observed that use of the proposed method results in tighter WCET estimates than Chronos, a static WCET analyzer, for most benchmarks for the two architectures considered in this paper.

Related Results

A Multi-core processor for hard real-time systems
A Multi-core processor for hard real-time systems
The increasing demand for new functionalities in current and future hard real-time embedded systems, like the ones deployed in automotive and avionics industries, is driving an inc...
Probabilistically time-analyzable complex processor designs
Probabilistically time-analyzable complex processor designs
Industry developing Critical Real-Time Embedded Systems (CRTES), such as Aerospace, Space, Automotive and Railways, faces relentless demands for increased guaranteed processor perf...
Reducing WCET Overestimations by Correcting Errors in Loop Bound Constraints
Reducing WCET Overestimations by Correcting Errors in Loop Bound Constraints
In order to reduce overestimations of worst-case execution time (WCET), in this article, we firstly report a kind of specific WCET overestimation caused by non-orthogonal nested lo...
Timing analysis for time-predictable architectures
Timing analysis for time-predictable architectures
Analyse temporelle pour les architectures prédictibles En raison de la complexité croissante des architectures matérielles, l'analyse temporelle du logiciel temps-r...
Tracing Hematological Shifts in Pregnancy: How Anemia and Thrombocytopenia Evolve Across Trimesters
Tracing Hematological Shifts in Pregnancy: How Anemia and Thrombocytopenia Evolve Across Trimesters
Abstract Introduction Given pregnancy's significant impact on hematological parameters, monitoring these changes across trimesters is crucial. This study aims to evaluate hematolog...
P-668 The LH endocrine profile in Gonadotropin-Releasing Hormone analogue cycles
P-668 The LH endocrine profile in Gonadotropin-Releasing Hormone analogue cycles
Abstract Study question What does the evolution of luteinizing hormone (LH) throughout the follicular phase look like in differe...
Association of T lymphocytes level and clinical severity in patients of COVID-19 in Shenzhen China
Association of T lymphocytes level and clinical severity in patients of COVID-19 in Shenzhen China
To explore the correlation between T lymphocytes and clinical severity in patients of COVID-19. A total of 183 COVID-19 patients were recruited in Shenzhen Third People’s Hospital ...
Advancing the Effective Use of Technology in Higher Education
Advancing the Effective Use of Technology in Higher Education
In 1989 the Western Interstate Commission for Higher Education (WICHE) located in Boulder, Colorado, founded the Western Cooperative for Educational Telecommunications (WCET) as a ...

Back to Top