Search engine for discovering works of Art, research articles, and books related to Art and Culture
Javascript must be enabled to continue!
Low power SRAM using Adiabatic Logic
View through CrossRef
Abstract
In this paper the design of low power SRAM has been presented. SRAM memory cell has been realized using adiabatic logic to achieve low power operation. Adiabatic SRAM has been realized using two methods such as i) gradual charging and discharging of bit-line during writing mode and ii) utilizing control transistor based adiabatic circuit i.e., Two Phase Adiabatic Dynamic Logic (2PADL) circuit for the design of memory cell. Furthermore, energy recovery of word line and bit line charge stored in the interconnect capacitances has been realized for the benefit of energy savings. Charge recovery circuits based on 2PADL has been employed in the proposed SRAM memory core to achieve energy recovery. SRAM memory array of (4×4) has been designed as a test circuit. All the circuits are implemented using 180nm CMOS technology and simulations are carried out using Cadence® Virtuoso tool. Simulation results prove that the proposed memory cell has significant amount of energy savings when compared to the conventional static CMOS SRAM cell.
Title: Low power SRAM using Adiabatic Logic
Description:
Abstract
In this paper the design of low power SRAM has been presented.
SRAM memory cell has been realized using adiabatic logic to achieve low power operation.
Adiabatic SRAM has been realized using two methods such as i) gradual charging and discharging of bit-line during writing mode and ii) utilizing control transistor based adiabatic circuit i.
e.
, Two Phase Adiabatic Dynamic Logic (2PADL) circuit for the design of memory cell.
Furthermore, energy recovery of word line and bit line charge stored in the interconnect capacitances has been realized for the benefit of energy savings.
Charge recovery circuits based on 2PADL has been employed in the proposed SRAM memory core to achieve energy recovery.
SRAM memory array of (4×4) has been designed as a test circuit.
All the circuits are implemented using 180nm CMOS technology and simulations are carried out using Cadence® Virtuoso tool.
Simulation results prove that the proposed memory cell has significant amount of energy savings when compared to the conventional static CMOS SRAM cell.
Related Results
A 7T SECURITY ORIENTED SRAM BITCELL USING VLSI
A 7T SECURITY ORIENTED SRAM BITCELL USING VLSI
Power analysis (PA) attacks have become a serious threat to security systems by enabling secret data extraction through the analysis of the current consumed by the power supply of ...
Low Power 8T and 9T SRAM Cell Configurations using Improved SVL (I-SVL)
Low Power 8T and 9T SRAM Cell Configurations using Improved SVL (I-SVL)
Background/Objectives: Memory is important in today's world of electronic equipment, such as processors and portable electronics, thanks to the use of static random-access memory (...
ANALYSIS OF STATIC NOISE MARGIN FOR NOVEL POWER GATED SRAM
ANALYSIS OF STATIC NOISE MARGIN FOR NOVEL POWER GATED SRAM
Data stability is one of the important parameter of SRAM with scaling of CMOS technology. However the move to nanometer technology not only nodes has increased, but the variability...
Design, Testing, and Validation of SRAM Cells: From 6T to 10T Based on Identified Parameters
Design, Testing, and Validation of SRAM Cells: From 6T to 10T Based on Identified Parameters
Static Random Access Memory (SRAM) technology is the latest technology must advance to satisfy the high-speed performance and low power consumption requirements of contemporary dev...
EE-TCAM: An Energy-Efficient SRAM-Based TCAM on FPGA
EE-TCAM: An Energy-Efficient SRAM-Based TCAM on FPGA
Ternary content-addressable memories (TCAMs) are used to design high-speed search engines. TCAM is implemented on application-specific integrated circuit (native TCAMs) and field-p...
Performance comparison of SRAM cells in 45NM technology in the presence of a memory cell control circuit
Performance comparison of SRAM cells in 45NM technology in the presence of a memory cell control circuit
Lowering power consumption and increasing the noise margin have become the two most important aspects to be considered in SRAM design. Additionally, a stable operation with good me...
Reconfigurable In-Memory Computing Using Standard 6T SRAM for BCAM, TCAM, Similarity Indexing, and Logic-in-Memory Operations
Reconfigurable In-Memory Computing Using Standard 6T SRAM for BCAM, TCAM, Similarity Indexing, and Logic-in-Memory Operations
In-memory computing (IMC) has emerged as a promising paradigm to overcome the von Neumann bottleneck by performing computations directly within memory, thereby significantly reduci...
Low power 7T SRAM cell optimization with 45nm Technology
Low power 7T SRAM cell optimization with 45nm Technology
Abstract - With the increasing need for low-power and high-speed memory in modern integrated circuits, Static Random Access Memory (SRAM) design has become a critical area of resea...