Search engine for discovering works of Art, research articles, and books related to Art and Culture
ShareThis
Javascript must be enabled to continue!

Frequency and bias dependent modeling of induced gate noise and cross-correlation noise in 40 nm metal-oxide-semiconductor field-effect transistors

View through CrossRef
With the development of down-scaling of CMOS technology for low power, mixed-signal, and high frequency applications, the optimal high frequency performance is shown to be shifted from lower moderate inversion toward weak inversion regimes. High-frequency noise model is a prerequisite for designing the radio frequency and millimeter-wave circuits, and is essential for the noise analysis of nanoscale metal-oxide-semiconductor field-effect transistors (MOSFETs). In this paper, based on the physical structure of 40 nm MOSFET and by considering the drift-diffusion equation and charge conservation law, accurate physics-based unified high-frequency noise model is developed for induced gatecurrent noise and its cross-correlation with drain-current noise under different bias conditions, which is used to describe the frequency and bias dependence of 40 nm MOSFET from weak inversion to strong inversion regime. Especially, the effective gate overdrive is explicitly included in unified noise model to offer excellent accuracy, continuity and smoothness, and this makes the proposed analytical models convenient to directly reflect the relationship between the noise model and bias condition. Besides, new analytical model is derived for the induced-gate current noise and its cross-correlation term of weakly inverted MOSFET. These simple expressions not only serve as the asymptotic limit for the validation of the proposed physics-based unified model, but also provide a clearer insight into and better understanding of the gate noise behavior and their cross-correlation in the weak-inversion region. Moreover, in terms of the proposed subthreshold noise model, the charge of weak inversion rather than the normal effective channel thickness approximation is involved. In this way, the model accuracy can be improved. Furthermore, a detailed derivation and discussion are presented by analyzing the physics-based noise generation mechanism of transistor including the channel thermal noise and the shot noise based on the small-signal equivalent circuit of the 40 nm MOSFET device. Using these expressions it is possible to extract the values of all the noise model parameters directly from measurement. The proposed model is demonstrated by using noise data from both measurement and the noise simulation. Excellent agreement between simulated and measured noise data shows that the proposed model can be used for predicting the noise behavior of 40 nm MOSFET under different dimensions and operating conditions. The applicability of reported model for drain-current noise is also verified. As far as small-signal (i.e., linear) bias-dependent operation is concerned, it is shown how most of the findings of this work can also be used to predict the data of long channel devices in the strong-inversion regimes.
Acta Physica Sinica, Chinese Physical Society and Institute of Physics, Chinese Academy of Sciences
Title: Frequency and bias dependent modeling of induced gate noise and cross-correlation noise in 40 nm metal-oxide-semiconductor field-effect transistors
Description:
With the development of down-scaling of CMOS technology for low power, mixed-signal, and high frequency applications, the optimal high frequency performance is shown to be shifted from lower moderate inversion toward weak inversion regimes.
High-frequency noise model is a prerequisite for designing the radio frequency and millimeter-wave circuits, and is essential for the noise analysis of nanoscale metal-oxide-semiconductor field-effect transistors (MOSFETs).
In this paper, based on the physical structure of 40 nm MOSFET and by considering the drift-diffusion equation and charge conservation law, accurate physics-based unified high-frequency noise model is developed for induced gatecurrent noise and its cross-correlation with drain-current noise under different bias conditions, which is used to describe the frequency and bias dependence of 40 nm MOSFET from weak inversion to strong inversion regime.
Especially, the effective gate overdrive is explicitly included in unified noise model to offer excellent accuracy, continuity and smoothness, and this makes the proposed analytical models convenient to directly reflect the relationship between the noise model and bias condition.
Besides, new analytical model is derived for the induced-gate current noise and its cross-correlation term of weakly inverted MOSFET.
These simple expressions not only serve as the asymptotic limit for the validation of the proposed physics-based unified model, but also provide a clearer insight into and better understanding of the gate noise behavior and their cross-correlation in the weak-inversion region.
Moreover, in terms of the proposed subthreshold noise model, the charge of weak inversion rather than the normal effective channel thickness approximation is involved.
In this way, the model accuracy can be improved.
Furthermore, a detailed derivation and discussion are presented by analyzing the physics-based noise generation mechanism of transistor including the channel thermal noise and the shot noise based on the small-signal equivalent circuit of the 40 nm MOSFET device.
Using these expressions it is possible to extract the values of all the noise model parameters directly from measurement.
The proposed model is demonstrated by using noise data from both measurement and the noise simulation.
Excellent agreement between simulated and measured noise data shows that the proposed model can be used for predicting the noise behavior of 40 nm MOSFET under different dimensions and operating conditions.
The applicability of reported model for drain-current noise is also verified.
As far as small-signal (i.
e.
, linear) bias-dependent operation is concerned, it is shown how most of the findings of this work can also be used to predict the data of long channel devices in the strong-inversion regimes.

Related Results

Notched Gate and Graded Gate Oxide Processing for Reduced Capacitance Application in RF MOSFETs
Notched Gate and Graded Gate Oxide Processing for Reduced Capacitance Application in RF MOSFETs
As the demands of RF applications are rising, optimization of internal MOSFETs capacitances is a key issue to improve the cut-off frequency. In this abstract we report the developm...
(Invited) Optimizing Material Systems for All-Inkjet-Printed Organic Thin-Film Transistors
(Invited) Optimizing Material Systems for All-Inkjet-Printed Organic Thin-Film Transistors
Organic transistors have the advantages of mechanical flexibility and low-temperature printability, thus having attracted considerable attention. However, printed organic transisto...
Impact of Gate Microstructure on Complementary Metal-Oxide-Semiconductor Transistor Performance
Impact of Gate Microstructure on Complementary Metal-Oxide-Semiconductor Transistor Performance
This letter reports on the impact of gate microstructure on deep-submicron complementary metal-oxide-semiconductor (CMOS) device performance. Transistors with different gate micr...
Investigation of the Gate Degradation Induced by Forward Gate Voltage Stress in p-GaN Gate High Electron Mobility Transistors
Investigation of the Gate Degradation Induced by Forward Gate Voltage Stress in p-GaN Gate High Electron Mobility Transistors
In this work, we investigated the degradation of the p-GaN gate stack induced by the forward gate voltage stress in normally off AlGaN/GaN high electron mobility transistors (HEMTs...
Radiation effect and degradation mechanism in 65 nm CMOS transistor
Radiation effect and degradation mechanism in 65 nm CMOS transistor
Radiation effect of deep submicron semiconductor device has been extensively studied in recent years. However, fewer researches laid emphasis on the degradation characterization in...
Characterization of Gate Dielectrics with Mercury Gate MOS Current-Voltage Measurements
Characterization of Gate Dielectrics with Mercury Gate MOS Current-Voltage Measurements
MOS device performance and reliability depend strongly on the quality of the gate dielectric. Metallic contamination, stoichiometry, interface properties, and substrate quality all...
Quantitative separation of radiation induced charges for gate controlled later PNP bipolar transistors
Quantitative separation of radiation induced charges for gate controlled later PNP bipolar transistors
A new test structure of gate controlled lateral PNP bipolar transistors designed and fabricated. An independent gate terminal is patterned on the oxide layer above the active base ...

Back to Top