Search engine for discovering works of Art, research articles, and books related to Art and Culture
Javascript must be enabled to continue!
Specific Design on Arithmetic Circuits with Low Power for VLSI Architectures
View through CrossRef
The low power analog and digital systems are the major for any robotic applications. Designing low power and high-speed digital systems is one of the major and essential needs in VLSI Systems. Adder is the main key block in the digital systems. The entire digital systems performance is based on this adder block, which decides the overall power consumption and speed of the circuit. Various early designed full adder cell circuits encountered with low speed and high-power consumption issues. Here novel 1-bit full adder is designed based on XOR and XNOR Cell structure which operates in full swing and also the no critical path. With the use of three proposed the sum and carry is obtained. The main objective of this proposed full adder is to bring minimum power consumption and delay. The novel proposed full adder provides less power consumption by 94.68%, 90.82%, 84.54%, 35.61% and 83.43% while comparing with other full compared adders. The simulations were obtained in DSCH and Microwind tool
Title: Specific Design on Arithmetic Circuits with Low Power for VLSI Architectures
Description:
The low power analog and digital systems are the major for any robotic applications.
Designing low power and high-speed digital systems is one of the major and essential needs in VLSI Systems.
Adder is the main key block in the digital systems.
The entire digital systems performance is based on this adder block, which decides the overall power consumption and speed of the circuit.
Various early designed full adder cell circuits encountered with low speed and high-power consumption issues.
Here novel 1-bit full adder is designed based on XOR and XNOR Cell structure which operates in full swing and also the no critical path.
With the use of three proposed the sum and carry is obtained.
The main objective of this proposed full adder is to bring minimum power consumption and delay.
The novel proposed full adder provides less power consumption by 94.
68%, 90.
82%, 84.
54%, 35.
61% and 83.
43% while comparing with other full compared adders.
The simulations were obtained in DSCH and Microwind tool.
Related Results
New Generation of Electronic Components and How They Influence Printed Circuit Boards
New Generation of Electronic Components and How They Influence Printed Circuit Boards
The approach to reduce the costs of electronic circuits will be the transition of LSI‐circuits to VLSI‐circuits, introducing another order of magnitude to the complexity and densit...
INTRODUCTION TO VLSI AND SEMICONDUCTOR TECHNOLOGY: A COMPREHENSIVE OVERVIEW
INTRODUCTION TO VLSI AND SEMICONDUCTOR TECHNOLOGY: A COMPREHENSIVE OVERVIEW
Very Large-Scale Integration (VLSI) and semiconductor technology form the foundation of modern electronic systems, enabling the realization of complex, high-performance, and low-po...
CHALLENGES AND CONVERGENCE OF QUANTUM COMPUTING AND VLSI
CHALLENGES AND CONVERGENCE OF QUANTUM COMPUTING AND VLSI
The convergence of quantum computing and VLSI technology represents a promising yet challenging direction for next-generation computing systems. This chapter examines the fundament...
AI-DRIVEN VLSI DESIGN AND AUTOMATION
AI-DRIVEN VLSI DESIGN AND AUTOMATION
The rapid increase in the complexity of Very Large-Scale Integration (VLSI) systems, along with continuous semiconductor scaling, has made conventional design and automation techni...
Modified Bottle Cap for Improving Children’s Arithmetic Ability
Modified Bottle Cap for Improving Children’s Arithmetic Ability
The preliminary study showed that the main problem, however, faced by kindergarten students are lack of mathematics skill, such arithmetic ability in kindergarten Galis. Therefore,...
EDGE AI AND VLSI ARCHITECTURES FOR IOT
EDGE AI AND VLSI ARCHITECTURES FOR IOT
Edge AI has emerged as a key enabler for intelligent Internet of Things (IoT) systems by allowing data processing and decision-making to occur close to the data source. This chapte...
4*4 Braun Multiplier using Adder Cells
4*4 Braun Multiplier using Adder Cells
The 4×4 Braun Multiplier using Adder Cells represents a fundamental and efficient digital circuit architecture designed to perform binary multiplication of two 4-bit unsigned numbe...