Search engine for discovering works of Art, research articles, and books related to Art and Culture
ShareThis
Javascript must be enabled to continue!

Experiments on Optimizing the Performance of Stencil Codes with SPL Conqueror

View through CrossRef
A standard technique for numerically solving elliptic partial differential equations on structured grids is to discretize them, and, then, to apply an efficient geometric multi-grid solver. Unfortunately, finding the optimal choice of multi-grid components and parameter settings is challenging and existing auto-tuning techniques fail to explain performance-optimal settings. To improve the state of the art, we explore whether recent work on optimizing configurations of product lines can be applied to the stencil-code domain. In particular, we extend the domain-independent tool SPL Conqueror in an empirical study to predict the performance-optimal configurations of three geometric multi-grid stencil codes: a program using HIPAcc, the evaluation prototype HSMGP, and a program using DUNE. For HIPAcc, we reach an prediction accuracy of 96%, on average, measuring only 21.4% of all configurations; we predict a configuration that is nearly optimal after measuring less than 0.3% of all configurations. For HSMGP, we predict performance with an accuracy of 97% including the performance-optimal configuration, while measuring 3.2% of all configurations. For DUNE, we predict performance of all configurations with an accuracy of 86% after measuring 3.3% of all configurations. The performance-optimal configuration is within the 0.5% configurations predicted to perform best.
Title: Experiments on Optimizing the Performance of Stencil Codes with SPL Conqueror
Description:
A standard technique for numerically solving elliptic partial differential equations on structured grids is to discretize them, and, then, to apply an efficient geometric multi-grid solver.
Unfortunately, finding the optimal choice of multi-grid components and parameter settings is challenging and existing auto-tuning techniques fail to explain performance-optimal settings.
To improve the state of the art, we explore whether recent work on optimizing configurations of product lines can be applied to the stencil-code domain.
In particular, we extend the domain-independent tool SPL Conqueror in an empirical study to predict the performance-optimal configurations of three geometric multi-grid stencil codes: a program using HIPAcc, the evaluation prototype HSMGP, and a program using DUNE.
For HIPAcc, we reach an prediction accuracy of 96%, on average, measuring only 21.
4% of all configurations; we predict a configuration that is nearly optimal after measuring less than 0.
3% of all configurations.
For HSMGP, we predict performance with an accuracy of 97% including the performance-optimal configuration, while measuring 3.
2% of all configurations.
For DUNE, we predict performance of all configurations with an accuracy of 86% after measuring 3.
3% of all configurations.
The performance-optimal configuration is within the 0.
5% configurations predicted to perform best.

Related Results

Effect of stencil wall aperture on solder paste release via stencil printing
Effect of stencil wall aperture on solder paste release via stencil printing
Abstract Solder paste printing is a process by which the correct amount of solder paste is applied to the printed circuit board via a stencil. The solder release fro...
Stencil Aperture Area Ratio Extension - Impact of Stencil Technology and Coating
Stencil Aperture Area Ratio Extension - Impact of Stencil Technology and Coating
ABSTRACT Continued miniaturization of personal computing systems with increasing densities, drives the need for consistent solder paste print deposits to ensure m...
Stencils for Mixed Flip Chip / SMT Assembly
Stencils for Mixed Flip Chip / SMT Assembly
ABSTRACT The requirement to combing FC (Flip Chip) and SMT assembly on the same substrate has increased dramatically with the demand for smaller and smaller assem...
Generalised array low‐density parity‐check codes
Generalised array low‐density parity‐check codes
In this study, using Group Permutation Low‐Density Parity‐Check (GP‐LDPC) codes, the authors generalise the concept of array Low‐Density Parity‐Check (LDPC) codes from fields of pr...
Solder Paste Stencil Printing Performance Based on Stencil and Solder Paste Technology
Solder Paste Stencil Printing Performance Based on Stencil and Solder Paste Technology
ABSTRACT With the trend towards finer pitch components in Surface Mount Technology (SMT), the package lead densities of today's Surface Mount Devices (SMDs) are s...
Disturbance of Information in Superior Parietal Lobe during Dual-task Interference in a Simulated Driving Task
Disturbance of Information in Superior Parietal Lobe during Dual-task Interference in a Simulated Driving Task
AbstractPerforming a secondary task while driving causes a decline in driving performance. This phenomenon, called dual-task interference, can have lethal consequences. Previous fM...

Back to Top