Search engine for discovering works of Art, research articles, and books related to Art and Culture
ShareThis
Javascript must be enabled to continue!

Improved Recessed-Gate Structure for Sub-0.1-µm-Gate InP-Based High Electron Mobility Transistors

View through CrossRef
An improved recessed-gate structure for high-performance short-gate InP-based InAlAs/InGaAs high electron mobility transistors (HEMTs) is presented. The effective gate length of the HEMTs is found to be related to the electron density in the side-etched region between the gate and the ohmic capped region. The higher electron density in the side-etched region is efficiently suppresses the effective gate length. A new gate recess process, which consists of a sequence of wet-chemical etching and Ar-plasma etching, enables us to reduce the effective gate length. The new recessed-gate structure successfully provides improved performance with high uniformity. A cutoff frequency of 300 GHz is achieved even with 0.07-µm-gate HEMTs.
Title: Improved Recessed-Gate Structure for Sub-0.1-µm-Gate InP-Based High Electron Mobility Transistors
Description:
An improved recessed-gate structure for high-performance short-gate InP-based InAlAs/InGaAs high electron mobility transistors (HEMTs) is presented.
The effective gate length of the HEMTs is found to be related to the electron density in the side-etched region between the gate and the ohmic capped region.
The higher electron density in the side-etched region is efficiently suppresses the effective gate length.
A new gate recess process, which consists of a sequence of wet-chemical etching and Ar-plasma etching, enables us to reduce the effective gate length.
The new recessed-gate structure successfully provides improved performance with high uniformity.
A cutoff frequency of 300 GHz is achieved even with 0.
07-µm-gate HEMTs.

Related Results

Notched Gate and Graded Gate Oxide Processing for Reduced Capacitance Application in RF MOSFETs
Notched Gate and Graded Gate Oxide Processing for Reduced Capacitance Application in RF MOSFETs
As the demands of RF applications are rising, optimization of internal MOSFETs capacitances is a key issue to improve the cut-off frequency. In this abstract we report the developm...
Highly Stable Device Characteristics of InP-Based Enhancement-Mode High Electron Mobility Transistors with Two-Step-Recessed Gates
Highly Stable Device Characteristics of InP-Based Enhancement-Mode High Electron Mobility Transistors with Two-Step-Recessed Gates
High-performance 0.1-µm-gate InP-based enhancement-mode high electron mobility transistors (E-HEMTs) were fabricated using two-step-recessed-gate technology, where the gate...
Strain measurements at AlGaN/GaN HEMT structures on Silicon substrates
Strain measurements at AlGaN/GaN HEMT structures on Silicon substrates
High Electron Mobility Transistors (HEMTs) based on AlGaN/GaN are of great interest due to their high electrical performance and the related applications. The high carrier density,...
30-nm-Gate InP-Based Lattice-Matched High Electron Mobility Transistors with 350 GHz Cutoff Frequency
30-nm-Gate InP-Based Lattice-Matched High Electron Mobility Transistors with 350 GHz Cutoff Frequency
The device characteristics and fabrication of 30-nm-gate InAlAs/InGaAs high electron mobility transistors (HEMTs) lattice-matched to InP substrates are reported. The gate length of...
Isolation, characterization and semi-synthesis of natural products dimeric amide alkaloids
Isolation, characterization and semi-synthesis of natural products dimeric amide alkaloids
 Isolation, characterization of natural products dimeric amide alkaloids from roots of the Piper chaba Hunter. The synthesis of these products using intermolecular [4+2] cycloaddit...
Efficacy of back barrier engineered Π-gate InAlN/GaN high electron mobility transistors for high-power applications
Efficacy of back barrier engineered Π-gate InAlN/GaN high electron mobility transistors for high-power applications
Abstract This work investigates thin-barrier InAlN/GaN high electron mobility transistors (HEMTs) for high-power applications through technology computer-aided desig...
Fabrication of InP/SiO2/Si Substrate using Ion-Cutting Process and Selective Chemical Etching
Fabrication of InP/SiO2/Si Substrate using Ion-Cutting Process and Selective Chemical Etching
In this study, an InP layer was transferred onto a Si substrate coated with a thermal oxide, through a process combining ion-cutting process and selective chemical etching. Comp...

Back to Top