Search engine for discovering works of Art, research articles, and books related to Art and Culture
ShareThis
Javascript must be enabled to continue!

Deadlock-free assignment of wafer processing in photolithography equipment - by using a CPN model

View through CrossRef
Cluster tools are widely used in wafer fabrication nowadays. Photolithography equipment, the most expensive equipment in wafer fabrication, is comprised of a serial of cluster tools. So far, there has been much research on the assignment of wafers processing in photolithography equipment. Since a production lot may include several kinds of wafer with different routes and the sequence order of wafers in a lot is stochastic, deadlock may occur at any time. Hence, we are not able to determine a schedule before the production batch starts; instead, we need a deadlock-free wafer dispatching method that can not only complete the requested wafer routine procedures but also reduce the total makespan. Here, we employ a transition digraph to check the occurring deadlock and a coloured Petri net (CPN) approach to model the photolithography equipment to ascertain clearly the system state via identification of the kind of wafers situated on respective positions and obtain a smooth and satisfactory control for the executed process. The employed CPN model is a timed high-level Petri net. Also, a well known CPN Tool (http://wiki.daimi.au.dk/cpntools/cpntools.wiki) is used for model editing, simulating and analysing. Accompanied by the photolithography equipment model built, a deadlock-avoidance supervisor is designed to ensure wafer deadlock-free dispatching at each step. This graphic model is easy to understand and can be extended to more complex cases.
Title: Deadlock-free assignment of wafer processing in photolithography equipment - by using a CPN model
Description:
Cluster tools are widely used in wafer fabrication nowadays.
Photolithography equipment, the most expensive equipment in wafer fabrication, is comprised of a serial of cluster tools.
So far, there has been much research on the assignment of wafers processing in photolithography equipment.
Since a production lot may include several kinds of wafer with different routes and the sequence order of wafers in a lot is stochastic, deadlock may occur at any time.
Hence, we are not able to determine a schedule before the production batch starts; instead, we need a deadlock-free wafer dispatching method that can not only complete the requested wafer routine procedures but also reduce the total makespan.
Here, we employ a transition digraph to check the occurring deadlock and a coloured Petri net (CPN) approach to model the photolithography equipment to ascertain clearly the system state via identification of the kind of wafers situated on respective positions and obtain a smooth and satisfactory control for the executed process.
The employed CPN model is a timed high-level Petri net.
Also, a well known CPN Tool (http://wiki.
daimi.
au.
dk/cpntools/cpntools.
wiki) is used for model editing, simulating and analysing.
Accompanied by the photolithography equipment model built, a deadlock-avoidance supervisor is designed to ensure wafer deadlock-free dispatching at each step.
This graphic model is easy to understand and can be extended to more complex cases.

Related Results

Etching Performance Improvement On Semiconductor Silicon Wafers With Redesigned Etching Drum
Etching Performance Improvement On Semiconductor Silicon Wafers With Redesigned Etching Drum
Proses etching atau punaran melibatkan pelbagai tindak balas kimia dan sangat penting dalam menentukan kualiti wafer silikon. Projek ini menyelesaikan masalah utama wafer ketika pr...
Analysis of Prognostic Risk Factors for Operative Common Peroneal Nerve: A Nest Case-Control Study
Analysis of Prognostic Risk Factors for Operative Common Peroneal Nerve: A Nest Case-Control Study
Abstract Background Common peroneal nerve (CPN) injury is one of the most common nerve injuries in the lower extremities and the motor functional recovery of injured common...
Optimizing Deadlock Detection Strategies for Nested Transactions in Complex Systems
Optimizing Deadlock Detection Strategies for Nested Transactions in Complex Systems
Abstract Background Deadlock detection in nested transactions is a critical aspect of maintaining system stability and ensuring efficient transaction processing. In nested...
Prognostic factors in patients who underwent surgery for common peroneal nerve injury:a nest case-control study
Prognostic factors in patients who underwent surgery for common peroneal nerve injury:a nest case-control study
Abstract Background: Common peroneal nerve (CPN) injury is one of the most common nerve injuries in the lower extremities and the motor functional recovery of injured commo...
Hereditary Carboxypeptidase N deficiency, a clinical situation presenting with urticaria and angioedema
Hereditary Carboxypeptidase N deficiency, a clinical situation presenting with urticaria and angioedema
Background: Carboxypeptidase N (CPN) plays a major role in anaphylatoxin inactivation and is critical for bradykinin catabolism. CPN deficiency is a rare and underdiagnosed conditi...
Efficiency of Image Guided Percutaneous Celiac Plexus Neurolysis in Abdominal Malignancy: A Prospective Interventional Study
Efficiency of Image Guided Percutaneous Celiac Plexus Neurolysis in Abdominal Malignancy: A Prospective Interventional Study
Introduction: Celiac Plexus Neurolysis (CPN) is an underutilised tool in oncology and interventional radiology set-up. Upper abdominal malignancy specifically carcinoma pancreas, c...
Collective D2W Hybrid Bonding for 3D SIC and Heterogeneous Integration
Collective D2W Hybrid Bonding for 3D SIC and Heterogeneous Integration
Heterogeneous integration describes the coalescence of multiple developments of the past years. On the one hand, 3D integration technologies have been emerged and are widely availa...
Ultrathin WLFO
Ultrathin WLFO
ABSTRACT NANIUM’s Fan-Out Wafer-Level Packaging technology WLFO (Wafer-Level Fan-Out) is based on embedded Wafer-Level Ball Grid Array technology eWLB of Infineon...

Back to Top