Javascript must be enabled to continue!
Floating gate effect in amorphous InGaZnO thin-film transistor
View through CrossRef
In recent years, considerable attention has been paid to amorphous indium gallium-zinc-oxide (a-IGZO) thin film transistors (TFTs) for high performance flat panel display, such as liquid-crystal displays (LCDs), active-matrix organic light-emitting diode (AMOLED) display and flexible display. This is because IGZO TFTs are more suitable for pixels and circuit integrations on display panel than the conventional silicon-based devices. The merits of IGZO TFT technology include high mobility, decent reliability, low manufacturing cost, and excellent uniformity over large fabrication area. However, it was reported that the electrical characteristics of IGZO TFT are susceptible to shift after electrical aging measurement under illumination, which is caused by the activation of trapped electrons from sub-gap states to conducting states. Therefore, it is necessary to introduce light shielding layer to suppress the electrical characteristic shift under illumination aging measurements. Lim et al. demonstrated the characteristics of IGZO TFT with additional light shielding metal layer, and proved that the threshold voltage of TFT can be tuned linearly by adjusting the biasing voltage of the light shielding metal. Taking advantage of this tunable threshold voltage, AMOLED pixel circuit with a threshold voltage shift compensation function can be implemented. However, drawback of this method lies in the adding of additional biasing line, which increases the circuit area and restricts the integration of high-resolution pixel circuits. Thus, Zan et al. proposed adopting floating (unbiased) light shielding metal layer to improve the characteristics of device. However, Zeng et al. demonstrated the abnormal output characteristics of the IGZO TFT, as it cannot be saturated due to the introduction of floating light shielding metal layer. It seems that the IGZO TFT with floating metal is different from the conventional double-gate or single gate structure. To date, the current conducting mechanism of IGZO TFT with floating metal has not been discussed yet. In this paper, the distribution of electrical potential in the IGZO TFT with a cross sectional view is thoroughly analyzed. It is confirmed that the abnormal output characteristic of IGZO TFT is caused by the capacitive coupling between the floating gate and the drain electrode of the transistor. On the basis of the voltage distribution relationship between the equivalent capacitances, a threshold-voltage-dependent current-voltage model is proposed. The simulated results by technology computer-aided design tool and those by the proposed model are in good agreement with each other. Therefore, the mechanism of floating gate effect for IGZO TFT is comprehensively demonstrated. The illustrated conducting mechanism and the proposed current-voltage model are helpful in developing the device and process of IGZO TFT with novel structure.
Acta Physica Sinica, Chinese Physical Society and Institute of Physics, Chinese Academy of Sciences
Title: Floating gate effect in amorphous InGaZnO thin-film transistor
Description:
In recent years, considerable attention has been paid to amorphous indium gallium-zinc-oxide (a-IGZO) thin film transistors (TFTs) for high performance flat panel display, such as liquid-crystal displays (LCDs), active-matrix organic light-emitting diode (AMOLED) display and flexible display.
This is because IGZO TFTs are more suitable for pixels and circuit integrations on display panel than the conventional silicon-based devices.
The merits of IGZO TFT technology include high mobility, decent reliability, low manufacturing cost, and excellent uniformity over large fabrication area.
However, it was reported that the electrical characteristics of IGZO TFT are susceptible to shift after electrical aging measurement under illumination, which is caused by the activation of trapped electrons from sub-gap states to conducting states.
Therefore, it is necessary to introduce light shielding layer to suppress the electrical characteristic shift under illumination aging measurements.
Lim et al.
demonstrated the characteristics of IGZO TFT with additional light shielding metal layer, and proved that the threshold voltage of TFT can be tuned linearly by adjusting the biasing voltage of the light shielding metal.
Taking advantage of this tunable threshold voltage, AMOLED pixel circuit with a threshold voltage shift compensation function can be implemented.
However, drawback of this method lies in the adding of additional biasing line, which increases the circuit area and restricts the integration of high-resolution pixel circuits.
Thus, Zan et al.
proposed adopting floating (unbiased) light shielding metal layer to improve the characteristics of device.
However, Zeng et al.
demonstrated the abnormal output characteristics of the IGZO TFT, as it cannot be saturated due to the introduction of floating light shielding metal layer.
It seems that the IGZO TFT with floating metal is different from the conventional double-gate or single gate structure.
To date, the current conducting mechanism of IGZO TFT with floating metal has not been discussed yet.
In this paper, the distribution of electrical potential in the IGZO TFT with a cross sectional view is thoroughly analyzed.
It is confirmed that the abnormal output characteristic of IGZO TFT is caused by the capacitive coupling between the floating gate and the drain electrode of the transistor.
On the basis of the voltage distribution relationship between the equivalent capacitances, a threshold-voltage-dependent current-voltage model is proposed.
The simulated results by technology computer-aided design tool and those by the proposed model are in good agreement with each other.
Therefore, the mechanism of floating gate effect for IGZO TFT is comprehensively demonstrated.
The illustrated conducting mechanism and the proposed current-voltage model are helpful in developing the device and process of IGZO TFT with novel structure.
Related Results
Notched Gate and Graded Gate Oxide Processing for Reduced Capacitance Application in RF MOSFETs
Notched Gate and Graded Gate Oxide Processing for Reduced Capacitance Application in RF MOSFETs
As the demands of RF applications are rising, optimization of internal MOSFETs capacitances is a key issue to improve the cut-off frequency. In this abstract we report the developm...
Effect of Gate-Electrode/Gate-Dielectric Interlayer on Gate Screening of Remote Phonon Scattering in InGaZnO Thin-Film Transistor with High-k Gate Dielectric
Effect of Gate-Electrode/Gate-Dielectric Interlayer on Gate Screening of Remote Phonon Scattering in InGaZnO Thin-Film Transistor with High-k Gate Dielectric
InGaZnO thin-film transistors with various SiO2 thicknesses (0, 3.5, 8.5, 18.8 nm) in double-layered gate dielectric (NdHfO/SiO2) and different gate doping concentrations (2.4×1015...
Reclaiming the Wasteland: Samson and Delilah and the Historical Perception and Construction of Indigenous Knowledges in Australian Cinema
Reclaiming the Wasteland: Samson and Delilah and the Historical Perception and Construction of Indigenous Knowledges in Australian Cinema
It was always based on a teenage love story between the two kids. One is a sniffer and one is not. It was designed for Central Australia because we do write these kids off there. N...
Alternative Entrances: Phillip Noyce and Sydney’s Counterculture
Alternative Entrances: Phillip Noyce and Sydney’s Counterculture
Phillip Noyce is one of Australia’s most prominent film makers—a successful feature film director with both iconic Australian narratives and many a Hollywood blockbuster under his ...
Investigation of the Gate Degradation Induced by Forward Gate Voltage Stress in p-GaN Gate High Electron Mobility Transistors
Investigation of the Gate Degradation Induced by Forward Gate Voltage Stress in p-GaN Gate High Electron Mobility Transistors
In this work, we investigated the degradation of the p-GaN gate stack induced by the forward gate voltage stress in normally off AlGaN/GaN high electron mobility transistors (HEMTs...
Kajian Pengembangan Sediaan Floating Sustained Release Tablet
Kajian Pengembangan Sediaan Floating Sustained Release Tablet
Abstract. Floating sustained release tablets were developed to increase the elimination half-life and bioavailability of the drug because it is able to release the active substance...
Design of Floating HPMC Matrix Tablets: Effect of Formulation Variables on Floating Properties and Drug Release
Design of Floating HPMC Matrix Tablets: Effect of Formulation Variables on Floating Properties and Drug Release
Floating matrix tablets were designed and evaluated. Theophylline was used as a model drug. The system was prepared by mixing drug, matrix-forming polymer (hydroxypropyl methylcell...
Impact of Gate Microstructure on Complementary Metal-Oxide-Semiconductor Transistor Performance
Impact of Gate Microstructure on Complementary Metal-Oxide-Semiconductor Transistor Performance
This letter reports on the impact of gate microstructure on deep-submicron complementary metal-oxide-semiconductor (CMOS) device performance. Transistors with different gate micr...

