Search engine for discovering works of Art, research articles, and books related to Art and Culture
Javascript must be enabled to continue!
Design of Frequency Synthesizer Based on DDS + PLL Technology
View through CrossRef
This paper presents a design plan for the frequency synthesizer base on DDS and PLL of the digital receiver, the main hardware selection is shown. Finally through the system test, the results show that the frequency accuracy of the frequency synthesizer reaches 3.72×10-8, the resolution is 1Hz, the phase noise is 103dBc/Hz@1 kHz the clutter rejection is 67dB and the frequency conversion time reaches 9.6ms. This frequency synthesizer can produce low phase noise, high resolution and high stability of the broadband signal. It has excellent technical performance, has been widely used in engineering.
Title: Design of Frequency Synthesizer Based on DDS + PLL Technology
Description:
This paper presents a design plan for the frequency synthesizer base on DDS and PLL of the digital receiver, the main hardware selection is shown.
Finally through the system test, the results show that the frequency accuracy of the frequency synthesizer reaches 3.
72×10-8, the resolution is 1Hz, the phase noise is 103dBc/Hz@1 kHz the clutter rejection is 67dB and the frequency conversion time reaches 9.
6ms.
This frequency synthesizer can produce low phase noise, high resolution and high stability of the broadband signal.
It has excellent technical performance, has been widely used in engineering.
Related Results
Research on S-Band DDS-Driven PLL Low Spurious Frequence Synthesizer
Research on S-Band DDS-Driven PLL Low Spurious Frequence Synthesizer
In the development process of modern radio communication device, it is important of merits that the frequency of the generator performance, which can directly affect the performanc...
The improved 2DoFs-PLL for MMC-HVDC transmission system
The improved 2DoFs-PLL for MMC-HVDC transmission system
The performance of a modular multilevel converter (MMC) is highly related to the three-phase phase-locked loop (PLL). The presence of the DC component, the harmonic component, and ...
Comparison of TP53 Alterations in Hematological Malignancies
Comparison of TP53 Alterations in Hematological Malignancies
Abstract
Background: TP53 is altered in ~50% of human cancers. Alterations include mutations and deletions. Both frequently occur together, supportin...
A Systematic Literature Review of DDS Middleware in Robotic Systems
A Systematic Literature Review of DDS Middleware in Robotic Systems
The increasing demand for automation has led to the complexity of the design and operation of robotic systems. This paper presents a systematic literature review (SLR) focused on t...
Method of frequency-phase detection used in ADC based on PLL circuit
Method of frequency-phase detection used in ADC based on PLL circuit
The phase‑locked loop (PLL) is an integral part of many electronic products in modern electronics and radio engineering, which is used to form and process analog and digital signal...
Assessment of a PLL-ASMO Position/Speed Estimator for Sensor-less Control of Rotor-Tied DFIG (RDFIG)
Assessment of a PLL-ASMO Position/Speed Estimator for Sensor-less Control of Rotor-Tied DFIG (RDFIG)
In this paper, an adaptive sliding mode observer (ASMO) associated with
a phase locked loop (PLL) is assessed for the sensor-less control of a
rotor-tied doubly-fed induction gener...
Grid synchronization and symmetrical components extraction with PLL algorithm for grid connected power electronic converters - a review
Grid synchronization and symmetrical components extraction with PLL algorithm for grid connected power electronic converters - a review
Grid synchronization and symmetrical components extraction with PLL algorithm for grid connected power electronic converters - a reviewIn this paper, a review of Phase Locked Loop ...