Search engine for discovering works of Art, research articles, and books related to Art and Culture
Javascript must be enabled to continue!
An Energy and Area Efficient Carry Select Adder with Dual Carry Adder Cell
View through CrossRef
In this paper, an energy and area efficient carry select adder (CSLA) is proposed. To minimize the redundant logic operation of a regular CSLA, a dual carry adder cell is proposed. The proposed dual carry adder is composed of an XOR/XNOR cell and two pairs of sum-carry cells. Both CMOS logic and a transmission gate were applied to the dual carry adder cell to achieve fast and energy efficient operation. Eight-bit, 16b, and 32b square-root (SQRT) CSLAs based on the proposed dual carry adder were developed. The post-layout simulation based on a SMIC 55 nm process demonstrated that the proposed CSLAs reduced power consumption by 68.4–72.2% with a slight delay increase for different bit widths. As the dual carry adder had much fewer transistors than the two regular full adders, the area of the proposed CSLAs was reduced by 45.8–51.1%. The area-power-delay product of the proposed CSLA improved 5.1×–6.73× compared with the regular CSLA.
Title: An Energy and Area Efficient Carry Select Adder with Dual Carry Adder Cell
Description:
In this paper, an energy and area efficient carry select adder (CSLA) is proposed.
To minimize the redundant logic operation of a regular CSLA, a dual carry adder cell is proposed.
The proposed dual carry adder is composed of an XOR/XNOR cell and two pairs of sum-carry cells.
Both CMOS logic and a transmission gate were applied to the dual carry adder cell to achieve fast and energy efficient operation.
Eight-bit, 16b, and 32b square-root (SQRT) CSLAs based on the proposed dual carry adder were developed.
The post-layout simulation based on a SMIC 55 nm process demonstrated that the proposed CSLAs reduced power consumption by 68.
4–72.
2% with a slight delay increase for different bit widths.
As the dual carry adder had much fewer transistors than the two regular full adders, the area of the proposed CSLAs was reduced by 45.
8–51.
1%.
The area-power-delay product of the proposed CSLA improved 5.
1×–6.
73× compared with the regular CSLA.
Related Results
Four-bit Nanoadder Controlled by Five-Inputs Majority Elements
Four-bit Nanoadder Controlled by Five-Inputs Majority Elements
This paper presents a nano circuit of a full one-bit adder on the proposed five-input majority element. This innovative full adder design is used to development of a four-bit adder...
MARS-seq2.0: an experimental and analytical pipeline for indexed sorting combined with single-cell RNA sequencing v1
MARS-seq2.0: an experimental and analytical pipeline for indexed sorting combined with single-cell RNA sequencing v1
Human tissues comprise trillions of cells that populate a complex space of molecular phenotypes and functions and that vary in abundance by 4–9 orders of magnitude. Relying solely ...
Performance Comparison of Adder Topologies with Parallel Processing Adder Circuit
Performance Comparison of Adder Topologies with Parallel Processing Adder Circuit
In today’s modern era IC architecture design adders are become obligatory block. The growth in digitalization scenario to produce compact design products parameters like power, del...
A Novel High Computing Power Efficient VLSI Architectures of Three Operand Binary Adders
A Novel High Computing Power Efficient VLSI Architectures of Three Operand Binary Adders
Directly or indirectly adders are the basic elements in almost all digital circuits, three operand adders are the basic building blocks in LCG (Linear congruential generator) based...
Energy efficient design and implementation of approximate adder for image processing applications
Energy efficient design and implementation of approximate adder for image processing applications
Approximate computing is a new technique that promises to speed up
computations while preserving a level of precision suitable for
error-tolerant systems such as neural netwo...
Designing RNS-based FIR filter with Optimal area, Delay, and Power via the use of Swift Adders and Swift Multipliers
Designing RNS-based FIR filter with Optimal area, Delay, and Power via the use of Swift Adders and Swift Multipliers
Based on the Residue Number System (RNS), Finite Impulse Response filters have gained prominence in digital signal processing due to their efficiency in handling complex computatio...
Comparative Analysis of High Speed Carry Skip Adders
Comparative Analysis of High Speed Carry Skip Adders
In this paper we compared a high speed carry skip adders by considering parameters such as area, LUT’S, delay, power. When compared to conventional CSKA and other adders. Here in t...
Booth Multiplier Based on Low Power High Speed Full Adder With Fin_FET Technology
Booth Multiplier Based on Low Power High Speed Full Adder With Fin_FET Technology
This paper proposes a novel Fin FET-based HSFA for the multiplier in order to overcome the issues of low speed operation. It is advantageous to use Fin FETs to construct the arithm...