Javascript must be enabled to continue!
Technology-driven limits on runtime power management algorithms for multiprocessor systems-on-chip
View through CrossRef
Runtime power management is a critical technique for reducing the energy footprint of digital electronic devices and enabling sustainable computing, since it allows electronic devices to dynamically adapt their power and energy consumption to meet performance requirements. In this article, we consider the case of MultiProcessor Systems-on-Chip (MPSoC) implemented using multiple Voltage and Frequency Islands (VFIs) relying on fine-grained Dynamic Voltage and Frequency Scaling (DVFS) to reduce the system power dissipation. In particular, we present a framework to theoretically analyze the impact of three important technology-driven constraints; (i) reliability-driven upper limits on the maximum supply voltage; (ii) inductive noise-driven constraints on the maximum rate of change of voltage/frequency; and (iii) the impact of manufacturing process variations on the performance of DVFS control for multiple VFI MPSoCs. The proposed analysis is general, in the sense that it is not bound to a specific DVFS control algorithm, but instead focuses on theoretically bounding the performance that any DVFS controller can possibly achieve. Our experimental results on real and synthetic benchmarks show that in the presence of reliability- and temperature-driven constraints on the maximum frequency and maximum frequency increment, any DVFS control algorithm will lose up to 87% performance in terms of the number of steps required to reach a reference steady state. In addition, increasing process variations can lead to up to 60% of fabricated chips being unable to meet the specified DVFS control specifications, irrespective of the DVFS algorithm used. Nonetheless, we note that although conventional DVFS might become less effective with technology scaling, it will continue to play an important role in the context of emerging power management techniques, for example, for massively parallel multiprocessor systems where only a subset of cores can be turned on at any given point of time due to total power constraints.
Association for Computing Machinery (ACM)
Title: Technology-driven limits on runtime power management algorithms for multiprocessor systems-on-chip
Description:
Runtime power management is a critical technique for reducing the energy footprint of digital electronic devices and enabling sustainable computing, since it allows electronic devices to dynamically adapt their power and energy consumption to meet performance requirements.
In this article, we consider the case of MultiProcessor Systems-on-Chip (MPSoC) implemented using multiple Voltage and Frequency Islands (VFIs) relying on fine-grained Dynamic Voltage and Frequency Scaling (DVFS) to reduce the system power dissipation.
In particular, we present a framework to theoretically analyze the impact of three important technology-driven constraints; (i) reliability-driven upper limits on the maximum supply voltage; (ii) inductive noise-driven constraints on the maximum rate of change of voltage/frequency; and (iii) the impact of manufacturing process variations on the performance of DVFS control for multiple VFI MPSoCs.
The proposed analysis is general, in the sense that it is not bound to a specific DVFS control algorithm, but instead focuses on theoretically bounding the performance that any DVFS controller can possibly achieve.
Our experimental results on real and synthetic benchmarks show that in the presence of reliability- and temperature-driven constraints on the maximum frequency and maximum frequency increment, any DVFS control algorithm will lose up to 87% performance in terms of the number of steps required to reach a reference steady state.
In addition, increasing process variations can lead to up to 60% of fabricated chips being unable to meet the specified DVFS control specifications, irrespective of the DVFS algorithm used.
Nonetheless, we note that although conventional DVFS might become less effective with technology scaling, it will continue to play an important role in the context of emerging power management techniques, for example, for massively parallel multiprocessor systems where only a subset of cores can be turned on at any given point of time due to total power constraints.
Related Results
Programming models for mobile environments
Programming models for mobile environments
For the last decade, mobile devices have grown in popularity and became the best-selling computing devices. Despite their high capabilities for user interactions and network connec...
Clonal Hematopoiesis and Incident Heart Failure
Clonal Hematopoiesis and Incident Heart Failure
Importance
Clonal hematopoiesis of indeterminate potential (CHIP), the age-related clonal expansion of hematopoietic cells with acquired preleukemic variants, h...
Abstract 4337014: Association of Clonal Hematopoiesis with Incident Heart Failure in 360,000 Individuals
Abstract 4337014: Association of Clonal Hematopoiesis with Incident Heart Failure in 360,000 Individuals
Background:
Clonal hematopoiesis of indeterminate potential (CHIP) is the aging-related clonal expansion of hematopoietic cells with preleukemic mutations. CHIP...
Verification of High Speed on Chip with VIP using System Verilog
Verification of High Speed on Chip with VIP using System Verilog
Abstract - The exploration work is addressing verification of High speed on chips protocol; we've used the system Verilog grounded test bench structure. I developed a system Verilo...
Runtime Verification on Robotics Systems
Runtime Verification on Robotics Systems
Runtime verification is a technique for generating monitors from formal specification of expected behaviors for the underlying system. It can be applied to automatically evaluate s...
Ada runtime environment working group—a framework for describing Ada runtime environment
Ada runtime environment working group—a framework for describing Ada runtime environment
The concept of a runtime environment to support program execution has always been associated with application software - it has only been with programming languages like Ada that t...
Comparing genome-wide chromatin profiles using ChIP-chip or ChIP-seq
Comparing genome-wide chromatin profiles using ChIP-chip or ChIP-seq
AbstractMotivation: ChIP-chip and ChIP-seq technologies provide genome-wide measurements of various types of chromatin marks at an unprecedented resolution. With ChIP samples colle...
Study on Cutting Chip in Milling GH4169 with Indexable Disc Cutter
Study on Cutting Chip in Milling GH4169 with Indexable Disc Cutter
The study and control for chip have a significant impact on machining quality and productivity. In this paper, GH4169 was cut with an indexable disc milling cutter. The chips corre...

