Search engine for discovering works of Art, research articles, and books related to Art and Culture
ShareThis
Javascript must be enabled to continue!

Technology-driven limits on runtime power management algorithms for multiprocessor systems-on-chip

View through CrossRef
Runtime power management is a critical technique for reducing the energy footprint of digital electronic devices and enabling sustainable computing, since it allows electronic devices to dynamically adapt their power and energy consumption to meet performance requirements. In this article, we consider the case of MultiProcessor Systems-on-Chip (MPSoC) implemented using multiple Voltage and Frequency Islands (VFIs) relying on fine-grained Dynamic Voltage and Frequency Scaling (DVFS) to reduce the system power dissipation. In particular, we present a framework to theoretically analyze the impact of three important technology-driven constraints; (i) reliability-driven upper limits on the maximum supply voltage; (ii) inductive noise-driven constraints on the maximum rate of change of voltage/frequency; and (iii) the impact of manufacturing process variations on the performance of DVFS control for multiple VFI MPSoCs. The proposed analysis is general, in the sense that it is not bound to a specific DVFS control algorithm, but instead focuses on theoretically bounding the performance that any DVFS controller can possibly achieve. Our experimental results on real and synthetic benchmarks show that in the presence of reliability- and temperature-driven constraints on the maximum frequency and maximum frequency increment, any DVFS control algorithm will lose up to 87% performance in terms of the number of steps required to reach a reference steady state. In addition, increasing process variations can lead to up to 60% of fabricated chips being unable to meet the specified DVFS control specifications, irrespective of the DVFS algorithm used. Nonetheless, we note that although conventional DVFS might become less effective with technology scaling, it will continue to play an important role in the context of emerging power management techniques, for example, for massively parallel multiprocessor systems where only a subset of cores can be turned on at any given point of time due to total power constraints.
Title: Technology-driven limits on runtime power management algorithms for multiprocessor systems-on-chip
Description:
Runtime power management is a critical technique for reducing the energy footprint of digital electronic devices and enabling sustainable computing, since it allows electronic devices to dynamically adapt their power and energy consumption to meet performance requirements.
In this article, we consider the case of MultiProcessor Systems-on-Chip (MPSoC) implemented using multiple Voltage and Frequency Islands (VFIs) relying on fine-grained Dynamic Voltage and Frequency Scaling (DVFS) to reduce the system power dissipation.
In particular, we present a framework to theoretically analyze the impact of three important technology-driven constraints; (i) reliability-driven upper limits on the maximum supply voltage; (ii) inductive noise-driven constraints on the maximum rate of change of voltage/frequency; and (iii) the impact of manufacturing process variations on the performance of DVFS control for multiple VFI MPSoCs.
The proposed analysis is general, in the sense that it is not bound to a specific DVFS control algorithm, but instead focuses on theoretically bounding the performance that any DVFS controller can possibly achieve.
Our experimental results on real and synthetic benchmarks show that in the presence of reliability- and temperature-driven constraints on the maximum frequency and maximum frequency increment, any DVFS control algorithm will lose up to 87% performance in terms of the number of steps required to reach a reference steady state.
In addition, increasing process variations can lead to up to 60% of fabricated chips being unable to meet the specified DVFS control specifications, irrespective of the DVFS algorithm used.
Nonetheless, we note that although conventional DVFS might become less effective with technology scaling, it will continue to play an important role in the context of emerging power management techniques, for example, for massively parallel multiprocessor systems where only a subset of cores can be turned on at any given point of time due to total power constraints.

Related Results

Ada runtime environment working group—a framework for describing Ada runtime environment
Ada runtime environment working group—a framework for describing Ada runtime environment
The concept of a runtime environment to support program execution has always been associated with application software - it has only been with programming languages like Ada that t...
Abstract 4146122: Potential Protective Roles of Clonal Hematopoiesis of Indeterminate Potential in Angina Pectoris
Abstract 4146122: Potential Protective Roles of Clonal Hematopoiesis of Indeterminate Potential in Angina Pectoris
Introduction: Clonal hematopoiesis of indeterminate potential (CHIP) poses strong relationship to the occurrence of cardiovascular diseases with the process of aging. I...
Towards a shared-memory massively parallel multiprocessor
Towards a shared-memory massively parallel multiprocessor
A set of ultra high throughput (more than one Gigabits per second) serial links used as processor-memory network can lead to the starting up of a shared-memory massively parallel m...
Reviews Film
Reviews Film
Abstract The Age of Shadows (2016) South Korea Director Jee-woon Kim Runtime 140 minutes Backpack Full of Cash (2016) USA Director Sarah Mondale Runti...
An Efficient Interconnection System for Neural NOC Using Fault Tolerant Routing Method
An Efficient Interconnection System for Neural NOC Using Fault Tolerant Routing Method
Abstract Large scale Neural Network (NN) accelerators typically have multiple processing nodes that can be implemented as a multi-core chip, and can be organized on ...
Research on Analysis and Classification of Vulnerability of Electromagnetic Pulse with a STM32 Single-Chip Microcomputer
Research on Analysis and Classification of Vulnerability of Electromagnetic Pulse with a STM32 Single-Chip Microcomputer
With the continuous development of information technology, the performance of the entire traditional electrical system is gradually optimized. Nowadays, the single-chip technology ...
Low Power GPS Platform for ITS Applications
Low Power GPS Platform for ITS Applications
<div class="htmlview paragraph">Intelligent Transportation Systems (ITS) require reliable location information with emphasis being put on sensor level integration and low pow...
Integrating quantum neural networks with machine learning algorithms for optimizing healthcare diagnostics and treatment outcomes
Integrating quantum neural networks with machine learning algorithms for optimizing healthcare diagnostics and treatment outcomes
The rapid advancements in artificial intelligence (AI) and quantum computing have catalyzed an unprecedented shift in the methodologies utilized for healthcare diagnostics and trea...

Back to Top