Javascript must be enabled to continue!
Substrate Warpage Study for Heterogeneous Packages
View through CrossRef
Warpage formation in semiconductor packages is generally known to occur from coefficient of thermal expansion (CTE) mismatches between multilayered materials with different properties. The different properties of each printed circuit board (PCB) layer will yield different expansion rates, which will lead to significant high warpage formation under the reflow temperature. The presence of significant warpage will further induce opened solder joint risks, solder joint collapse for flip chip ball grid arrays (FCBGAs) and so on. Package warpage is an important factor that impacts board assembly yield, delamination, solder joint fatigue reliability, and other thermal stress issues. Reducing warpage is a primary concern when trying to enhance the service life of a package. For years the IC industry has been driven by Moore’s Law assumption that the functionality that fits on a single die will double every 18 to 24 months. As minimum dimensions have shrunk from 14 to 10nm and now toward ~3nm, it could be assumed that die size should shrink accordingly. However, with network applications, this assumption has been disproven. For modern FCBGAs, the scale of die and package for networking applications are increasing dramatically. The metal heatsink not only provides thermal emission out of the package but also manages the warpage of a large FCBGA. A large (72 x 72 mm test vehicle) FCBGA is package level reliability (PLR) qualified with a rigid and heavier heat sink. However, when the package is mounted to a PCB, the BGA solder balls melt during reflow since they are not able to uphold the heavier package. This results in low standoff height and solder bridging because the balls flow and connect to adjacent ones. The deviation from Moore’s law and the addition of heatsinks to networking packages, along with other heterogeneously integrated technologies, have a significant impact on system-level warpage. Various package design strategies are discussed in this paper that can be included to control these new sources of warpage.
IMAPS - International Microelectronics Assembly and Packaging Society
Title: Substrate Warpage Study for Heterogeneous Packages
Description:
Warpage formation in semiconductor packages is generally known to occur from coefficient of thermal expansion (CTE) mismatches between multilayered materials with different properties.
The different properties of each printed circuit board (PCB) layer will yield different expansion rates, which will lead to significant high warpage formation under the reflow temperature.
The presence of significant warpage will further induce opened solder joint risks, solder joint collapse for flip chip ball grid arrays (FCBGAs) and so on.
Package warpage is an important factor that impacts board assembly yield, delamination, solder joint fatigue reliability, and other thermal stress issues.
Reducing warpage is a primary concern when trying to enhance the service life of a package.
For years the IC industry has been driven by Moore’s Law assumption that the functionality that fits on a single die will double every 18 to 24 months.
As minimum dimensions have shrunk from 14 to 10nm and now toward ~3nm, it could be assumed that die size should shrink accordingly.
However, with network applications, this assumption has been disproven.
For modern FCBGAs, the scale of die and package for networking applications are increasing dramatically.
The metal heatsink not only provides thermal emission out of the package but also manages the warpage of a large FCBGA.
A large (72 x 72 mm test vehicle) FCBGA is package level reliability (PLR) qualified with a rigid and heavier heat sink.
However, when the package is mounted to a PCB, the BGA solder balls melt during reflow since they are not able to uphold the heavier package.
This results in low standoff height and solder bridging because the balls flow and connect to adjacent ones.
The deviation from Moore’s law and the addition of heatsinks to networking packages, along with other heterogeneously integrated technologies, have a significant impact on system-level warpage.
Various package design strategies are discussed in this paper that can be included to control these new sources of warpage.
Related Results
Dynamic warpage simulation of molded PCB under reflow process
Dynamic warpage simulation of molded PCB under reflow process
Purpose
This study aims to simulate molded printed circuit board (PCB) warpage behavior under reflow temperature distribution. Simulation models are used to estimate dynamic warpag...
Hyper BGA Package Assembly: Experimental Design and Process Development
Hyper BGA Package Assembly: Experimental Design and Process Development
ABSTRACT
The increasing complexity of Ball Grid Array (BGA) packages, characterized by larger sizes and finer pitches, necessitates the development of advanced as...
Warpage in wafer-level packaging: a review of causes, modelling, and mitigation strategies
Warpage in wafer-level packaging: a review of causes, modelling, and mitigation strategies
Wafer-level packaging (WLP) is a pivotal semiconductor packaging technology that enables heterogeneously integrated advanced semiconductor packages with high-density electrical int...
A Performance & Manufacturability Evaluation of Bump Chip Carrier Packages
A Performance & Manufacturability Evaluation of Bump Chip Carrier Packages
Abstract
Bump Chip Carrier® (BCC) is an attractive solution to the demand of high packaging density of low I/O-count packages. It offers low cost, high performance, ...
DICOM segmentation and STL creation for 3D Printing: A Process and Software Package Comparison for Osseous Anatomy
DICOM segmentation and STL creation for 3D Printing: A Process and Software Package Comparison for Osseous Anatomy
Abstract
Background: Extracting and three-dimensional (3D) printing an organ in a region of interest in DICOM images typically calls for segmentation as a first step in sup...
Taguchi L8 Orthogonal Array and ANOVA-Based Optimization of Injection Molding Parameters for Reducing Warpage in Set-Top Box Components
Taguchi L8 Orthogonal Array and ANOVA-Based Optimization of Injection Molding Parameters for Reducing Warpage in Set-Top Box Components
This study seeks to optimize injection molding process parameters to minimize defects such as warpage and short shots in the manufacturing of Set-Top Box components. The Design of ...
Warpage Characterization of Thin and Centrally-Gated Injection Molded Part by Applying Cavity Pressure Measurement
Warpage Characterization of Thin and Centrally-Gated Injection Molded Part by Applying Cavity Pressure Measurement
Two types of injection molded parts including parts with thin shell feature and parts molded with radial flow pattern are highly susceptible to the warpage. In this research, the w...
Numerical Simulations of Residual Stresses and Warpage in Injection Molding
Numerical Simulations of Residual Stresses and Warpage in Injection Molding
The dimension stability and mechanical performance of injection molded products can be improved by predicting and optimizing residual stresses and warpage during processing. Numeri...

