Search engine for discovering works of Art, research articles, and books related to Art and Culture
ShareThis
Javascript must be enabled to continue!

Integrated Cache Scheduling Replacement Algorithm to Reduce Cache Pollution

View through CrossRef
Cache memory management has recently become one of the most crucial research topics in the area of high performance computing. The cache memory has gained popularity due to its capability to offer faster access compared to main memory so processor can access data directly through cache very efficiently. As processor execution speed is faster than accessing memory so the goal is to keep programs rapidly accessible for processing. Cache memory helps not only to access data quickly but also improves the performance of the system. Various cache management policies have been developed to improve the performance of the system. In this paper we focus the issues related with the existing replacement policies and present a new algorithm to overcome these issues. In this paper, we proposed Integrated Cache Scheduling Replacement Algorithm (ICSRA) that will remove the object on the basis of integration of all the parameters like size, frequency and recency if the cache is full. This algorithm consider all size of object to replace with the condition of frequency and timestamp parameter to reduce the cache pollution [1]. Cache pollution means the cache unnecessary waste its space by holding such an object which is no longer be accessed. ICSRA helps to enhance the utilization of cache memory in an efficient manner as well as maximize the cache hit ratio to improve the performance of the system. A detailed classification has also been included based on different parameters which are depending on the analysis of the existing techniques.
Blue Eyes Intelligence Engineering and Sciences Engineering and Sciences Publication - BEIESP
Title: Integrated Cache Scheduling Replacement Algorithm to Reduce Cache Pollution
Description:
Cache memory management has recently become one of the most crucial research topics in the area of high performance computing.
The cache memory has gained popularity due to its capability to offer faster access compared to main memory so processor can access data directly through cache very efficiently.
As processor execution speed is faster than accessing memory so the goal is to keep programs rapidly accessible for processing.
Cache memory helps not only to access data quickly but also improves the performance of the system.
Various cache management policies have been developed to improve the performance of the system.
In this paper we focus the issues related with the existing replacement policies and present a new algorithm to overcome these issues.
In this paper, we proposed Integrated Cache Scheduling Replacement Algorithm (ICSRA) that will remove the object on the basis of integration of all the parameters like size, frequency and recency if the cache is full.
This algorithm consider all size of object to replace with the condition of frequency and timestamp parameter to reduce the cache pollution [1].
Cache pollution means the cache unnecessary waste its space by holding such an object which is no longer be accessed.
ICSRA helps to enhance the utilization of cache memory in an efficient manner as well as maximize the cache hit ratio to improve the performance of the system.
A detailed classification has also been included based on different parameters which are depending on the analysis of the existing techniques.

Related Results

An Efficient Software-Managed Cache Based on Cell Broadband Engine Architecture
An Efficient Software-Managed Cache Based on Cell Broadband Engine Architecture
While the CBEA (Cell Broadband Engine Architecture) offers substantial computational power, its explicit multilevel memory hierarchy poses significant challenges to traditional pro...
Optimized content caching strategies for multi-access edge computing (MEC)-assisted future cellular networks
Optimized content caching strategies for multi-access edge computing (MEC)-assisted future cellular networks
(English) Handling the tsunami of multimedia content is a big challenge for heterogeneous cellular networks. Serving large volumes of content from the central system to end-users,...
Adjustable block size coherent caches
Adjustable block size coherent caches
Several studies have shown that the performance of coherent caches depends on the relationship between the granularity of sharing and locality exhibited by the program and the cach...
VISUALISASI PENGARUH ELEMEN PERANCANGAN CACHE PADA SYMMETRIC MULTIPROCESSORS
VISUALISASI PENGARUH ELEMEN PERANCANGAN CACHE PADA SYMMETRIC MULTIPROCESSORS
[Id]Cache memory merupakan salah satu pokok pembahasan penting dalam matakuliah organisasi dan arsitektur komputer. Akan tetapi, cache tidak dapat diakses dalam proses pembelajaran...
A Hierarchical Cache Architecture-Oriented Cache Management Scheme for Information-Centric Networking
A Hierarchical Cache Architecture-Oriented Cache Management Scheme for Information-Centric Networking
Information-Centric Networking (ICN) typically utilizes DRAM (Dynamic Random Access Memory) to build in-network cache components due to its high data transfer rate and low latency....
Probabilistic analysis for caching
Probabilistic analysis for caching
Analyse probabiliste pour le caching Les caches sont de petites mémoires qui accélèrent la récupération des données. L'un des objectifs des politiques de mise en ca...
Optimal irrigation scheduling combining water content sensors and remote sensing data
Optimal irrigation scheduling combining water content sensors and remote sensing data
By 2025, the Food and Agriculture Organization of the United Nations predicts that two-thirds of the world population will experience water stress conditions. In addition, it is ex...
Smart hardware designs for probabilistically-analyzable processor architectures
Smart hardware designs for probabilistically-analyzable processor architectures
Future Critical Real-Time Embedded Systems (CRTES), like those is planes, cars or trains, require more and more guaranteed performance in order to satisfy the increasing performanc...

Back to Top