Search engine for discovering works of Art, research articles, and books related to Art and Culture
ShareThis
Javascript must be enabled to continue!

Methods of Deployment and Evaluation of FPGA as a Service Under Conditions of Changing Requirements and Environments

View through CrossRef
Applying Field Programmable Gate Array (FPGA) technology in cloud infrastructure and heterogeneous computations is of great interest today. FPGA as a Service assumes that the programmable logic device (PLD) is used as a remote (available over the Internet) service with an FPGA silicon chip on board. During the prototyping of FPGA-based projects within modern design flow, it is necessary to consider the processing delays caused by various factors, including the delay of data transfer between the kernel and host computer, limited clock frequency, and multiple parallel-running FPGA accelerator cards. To address these challenges, three techniques are proposed to reduce the required modification efforts and improve project performance. Based on the proposed models, the analytical evaluation of the functioning process of FPGA as a Service is performed to determine possibilities of improving productivity and reducing the response time. The practical experience of porting FPGA projects to new integrated environments is considered. The evaluation of the response time of FPGA as a Service using the queueing theory is proposed. It is shown that scaling and parallelization at the top level of project hierarchy, pipelining, and parameterization allow for the effective deployment of such FPGA systems for data centers and cloud infrastructures. The proposed techniques and models allow for an evaluation of the performance and response time of FPGA as a Service for formulating recommendations to improve technical characteristics.
Title: Methods of Deployment and Evaluation of FPGA as a Service Under Conditions of Changing Requirements and Environments
Description:
Applying Field Programmable Gate Array (FPGA) technology in cloud infrastructure and heterogeneous computations is of great interest today.
FPGA as a Service assumes that the programmable logic device (PLD) is used as a remote (available over the Internet) service with an FPGA silicon chip on board.
During the prototyping of FPGA-based projects within modern design flow, it is necessary to consider the processing delays caused by various factors, including the delay of data transfer between the kernel and host computer, limited clock frequency, and multiple parallel-running FPGA accelerator cards.
To address these challenges, three techniques are proposed to reduce the required modification efforts and improve project performance.
Based on the proposed models, the analytical evaluation of the functioning process of FPGA as a Service is performed to determine possibilities of improving productivity and reducing the response time.
The practical experience of porting FPGA projects to new integrated environments is considered.
The evaluation of the response time of FPGA as a Service using the queueing theory is proposed.
It is shown that scaling and parallelization at the top level of project hierarchy, pipelining, and parameterization allow for the effective deployment of such FPGA systems for data centers and cloud infrastructures.
The proposed techniques and models allow for an evaluation of the performance and response time of FPGA as a Service for formulating recommendations to improve technical characteristics.

Related Results

Method of QoS evaluation of FPGA as a service
Method of QoS evaluation of FPGA as a service
The subject of study in this article is the evaluation of the performance issues of cloud services implemented using FPGA technology. The goal is to improve the performance of clou...
Аналіз застосування технологій ПЛІС в складі IoT
Аналіз застосування технологій ПЛІС в складі IoT
The subject of study in this article and work is the modern technologies of programmable logic devices (PLD) classified as FPGA, and the peculiarities of its application in Interne...
Comparación de enfoques de desarrollo HDL y HLL en FPGA para aplicaciones de procesamiento de imágenes
Comparación de enfoques de desarrollo HDL y HLL en FPGA para aplicaciones de procesamiento de imágenes
Desde su invención a medidados de los 90, las FPGA han destacado por su gran poder de cómputo, bajo consumo energético y alta flexibilidad al reconfigurar su arquitectura interna p...
Planning service assets deployment based on information about dynamics of IT services use
Planning service assets deployment based on information about dynamics of IT services use
Deployment of new service assets in operational IT environment is associated with the risk of disruption of the assets of its “basic” condition. Such disruptions cause failures of ...
Tuberculosis Classification Using Deep Learning and FPGA Inferencing
Tuberculosis Classification Using Deep Learning and FPGA Inferencing
Among the top 10 leading causes of mortality, tuberculosis (TB) is a chronic lung illness caused by a bacterial infection. Due to its efficiency and performance, using deep learnin...
Performance and Programming Environment of a Combined GPU/FPGA Desktop
Performance and Programming Environment of a Combined GPU/FPGA Desktop
The performance and the versatility of today's PCs exceeds many times the power of the fastest number crunchers in the 90s. Yet the computational hunger of many scientific applicat...
FPGA Routing Acceleration by Extracting Unsatisfiable Subformulas
FPGA Routing Acceleration by Extracting Unsatisfiable Subformulas
Explaining the causes of infeasibility of Boolean formulas has practical applications in various fields. A small unsatisfiable subset can provide a succinct explanation of infeasib...
Performance Analysis of FPGA Architectures based Embedded Control Applications
Performance Analysis of FPGA Architectures based Embedded Control Applications
The performances of System on Chip (SoC) and the Field Programmable Gate Array (FPGA) particularly, are increasing continually. Due to the growing complexity of modern embedded con...

Back to Top