Search engine for discovering works of Art, research articles, and books related to Art and Culture
Javascript must be enabled to continue!
A QUAD CMOS GATES CHECKING METHOD
View through CrossRef
The so-called Fault-Tolerant Systems (FTS) use the structural, temporal, functional, or information redundancy for the achievement of the high reliability. For example, Radiation Hardened by Design (RHBD) Systems are Fault-Tolerant Systems. A Passive FTS, due to a very large structural redundancy (Modular Redundancy), produces faults masking. The Triple Modular Redundancy (TMR) Method has more than 300% redundancy. The Quad Redundancy (QR) Method boasts more than 400% redundancy. The CMOS transistors QR (transistor-level redundancy) is the most effective QR. In this case, no voting element is needed. However, this significantly increases the time delay. In addition, it is necessary to ensure compliance with the Mead-Conway restrictions. QR, in contrast to TMR, raises the problem of checking the redundant structure. The author proposes a QR Checking Method based on a selection of substrates of the CMOS transistors. The power lines of the transistor substrates are separated, which ensures the disconnection of part of the reserve. A simulation confirms the feasibility of the proposed method.
Research Institute for Intelligent Computer Systems
Title: A QUAD CMOS GATES CHECKING METHOD
Description:
The so-called Fault-Tolerant Systems (FTS) use the structural, temporal, functional, or information redundancy for the achievement of the high reliability.
For example, Radiation Hardened by Design (RHBD) Systems are Fault-Tolerant Systems.
A Passive FTS, due to a very large structural redundancy (Modular Redundancy), produces faults masking.
The Triple Modular Redundancy (TMR) Method has more than 300% redundancy.
The Quad Redundancy (QR) Method boasts more than 400% redundancy.
The CMOS transistors QR (transistor-level redundancy) is the most effective QR.
In this case, no voting element is needed.
However, this significantly increases the time delay.
In addition, it is necessary to ensure compliance with the Mead-Conway restrictions.
QR, in contrast to TMR, raises the problem of checking the redundant structure.
The author proposes a QR Checking Method based on a selection of substrates of the CMOS transistors.
The power lines of the transistor substrates are separated, which ensures the disconnection of part of the reserve.
A simulation confirms the feasibility of the proposed method.
Related Results
Model-checking ecological state-transition graphs
Model-checking ecological state-transition graphs
AbstractModel-checking is a methodology developed in computer science to automatically assess the dynamics of discrete systems, by checking if a system modelled as a state-transiti...
QUAD Lift: Enabling Lifting of Larger Integrated Topsides
QUAD Lift: Enabling Lifting of Larger Integrated Topsides
Abstract
Over the past years Heerema Marine Contractors (HMC) has developed the QUAD lift method enabling the lift of single piece objects up to 30,000mT. This devel...
Multiple interpolation problem for functions with zero spherical mean
Multiple interpolation problem for functions with zero spherical mean
Let $|\cdot|$ be the Euclidean norm in $\mathbb{R}^n$, $n\geq 2$. For $r>0$, weLet $|\cdot|$ be the Euclidean norm in $\mathbb{R}^n$, $n\geq 2$. For $r>0$, we denote by $V_r(...
Hybrid memristor-CMOS implementation of logic gates design using LTSpice
Hybrid memristor-CMOS implementation of logic gates design using LTSpice
In this paper, a hybrid memristor-CMOS implementation of logic gates simulated using LTSpice. Memristors' implementation in computer architecture designs explored in various design...
Evolution of a course on model checking for practical applications
Evolution of a course on model checking for practical applications
Although model checking is expected as a practical formal verification approach for its automatic nature, it still suffers from difficulties in writing the formal descriptions to b...
Clock monitoring is associated with age-related decline in time-based prospective memory
Clock monitoring is associated with age-related decline in time-based prospective memory
AbstractIn laboratory time-based prospective memory tasks, older adults typically perform worse than younger adults do. It has been suggested that less frequent clock checking due ...
Henry Louis Gates, Jr.
Henry Louis Gates, Jr.
Henry Louis Gates, Jr., is an African American literary critic, cultural historian, television host and scriptwriter, and educator. He is currently the Alphonse Fletcher University...
Anàlisi de l'energia de transició màxima en circuits combinacionals CMOS
Anàlisi de l'energia de transició màxima en circuits combinacionals CMOS
En la dècada actual, l'augment del consum energètic dels circuits integrats està tenint un impacte cada vegada més important en el disseny electrònic. Segons l'informe de la Semico...