Search engine for discovering works of Art, research articles, and books related to Art and Culture
Javascript must be enabled to continue!
Development of Varied CMOS Ring Oscillator Topologies in 0.13-μm CMOS Technology
View through CrossRef
This paper presents varied CMOS ring oscillator topologies using Silterra 0.13-µm Process. Three topologies of ring oscillators have been designed which is the single-ended ring oscillator, differential ring oscillator and ring oscillator based variable resistor for 2.4 GHz wireless applications. The proposed designs consist of five stages delay cell. The simulation results show that a single-ended ring oscillator obtained the lowest power consumption of 0.41 mW, while differential oscillator achieves phase noise of −64.44 dBc/Hz at 1 MHz offset frequency. However, ring oscillator based variable resistor did not achieve any significant improvement. The proposed design is oscillates at 2.4 GHz.
Trans Tech Publications, Ltd.
Title: Development of Varied CMOS Ring Oscillator Topologies in 0.13-μm CMOS Technology
Description:
This paper presents varied CMOS ring oscillator topologies using Silterra 0.
13-µm Process.
Three topologies of ring oscillators have been designed which is the single-ended ring oscillator, differential ring oscillator and ring oscillator based variable resistor for 2.
4 GHz wireless applications.
The proposed designs consist of five stages delay cell.
The simulation results show that a single-ended ring oscillator obtained the lowest power consumption of 0.
41 mW, while differential oscillator achieves phase noise of −64.
44 dBc/Hz at 1 MHz offset frequency.
However, ring oscillator based variable resistor did not achieve any significant improvement.
The proposed design is oscillates at 2.
4 GHz.
Related Results
Advanced Improvement in Speed of Operation of 3-Stage CMOS Ring Oscillator Clock Generation using CPG
Advanced Improvement in Speed of Operation of 3-Stage CMOS Ring Oscillator Clock Generation using CPG
The Ring oscillator is a member of time delay Oscillators. In this Ring oscillator it uses odd number of inverters and has a gain greater than one. In normal Ring Oscillator archit...
Analysis of the high frequency substrate noise effects on LC-VCOs
Analysis of the high frequency substrate noise effects on LC-VCOs
La integració de transceptors per comunicacions de radiofreqüència en CMOS pot quedar seriosament limitada per la interacció entre els seus blocs, arribant a desaconsellar la utili...
CMOS Compatible Atomic-Precision Donor Devices
CMOS Compatible Atomic-Precision Donor Devices
Atomic precision advanced manufacturing (APAM) is a technique for placing dopant atoms with single atomic-lattice site precision on silicon surfaces. APAM devices are created by pa...
Some Contributions to Boolean like near Rings
Some Contributions to Boolean like near Rings
In this paper we extend Foster’s Boolean-like ring to Near-rings. We introduce the concept of a Boolean like near-ring. A near-ring N is said to be a Boolean-like near-ring if the...
The Retrograde Ring Of Dwarf Planet Quaoar
The Retrograde Ring Of Dwarf Planet Quaoar
The stability scenario about rings around celestial minor bodies and exoplanets has changed significantly in the past decade. There is still no consensus on how these ring systems ...
Theoretical investigation of injection-locked differential oscillator
Theoretical investigation of injection-locked differential oscillator
A preliminary analysis of published works on this topic showed that at present there is no sufficiently substantiated theory of such devices, and the approximate approaches used ar...
A New Phase-Locked Loop with Active Inductor Ring Oscillator
A New Phase-Locked Loop with Active Inductor Ring Oscillator
Many of today's applications require that a phase-locked loop (PLL) operate at high speeds, while maintaining reasonable phase noise and jitter performance. Voltage-controlled osci...
A New Phase-Locked Loop with Active Inductor Ring Oscillator
A New Phase-Locked Loop with Active Inductor Ring Oscillator
Many of today's applications require that a phase-locked loop (PLL) operate at high speeds, while maintaining reasonable phase noise and jitter performance. Voltage-controlled osci...