Search engine for discovering works of Art, research articles, and books related to Art and Culture
ShareThis
Javascript must be enabled to continue!

Reproducible Reliable AuSi Eutectic Wafer Bond Process With High Yield

View through CrossRef
The AuSi eutectic bond process is a well known and important technique in the field of single chip packaging. When it comes to low-cost and hermetic sealed packages for MEMS/NEMS sensors and actuators this technology has its decisive merits. The AuSi bonding is a low-temperature process with an electric conductive alloy. To achieve a reliable bonding with 100% yield is quite difficult, especially for large areas. In our institute we made several analyses with different process parameters and surface properties variations. The results show that the surface condition of the silicon side of the wafer pair as well as the process parameters are very important factors in relation to the yield of the eutectic bond. We also did investigations on the thickness of the gold layer. Unlike conventional AuSi wafer bonding technologies [1] our technique does not need several μm thick gold layers. We were able to achieve 100% bond yield with 1500nm and even 150nm thin gold layers. Another result we found was that a good bonding process is not only depending on the value of applied temperature and time, there is also an important influence because of the heat flow and applied pressure. In the presentation we would like to introduce our results and experience, plus we will present the coherences of parameter variations for achieving 100% yield.
Title: Reproducible Reliable AuSi Eutectic Wafer Bond Process With High Yield
Description:
The AuSi eutectic bond process is a well known and important technique in the field of single chip packaging.
When it comes to low-cost and hermetic sealed packages for MEMS/NEMS sensors and actuators this technology has its decisive merits.
The AuSi bonding is a low-temperature process with an electric conductive alloy.
To achieve a reliable bonding with 100% yield is quite difficult, especially for large areas.
In our institute we made several analyses with different process parameters and surface properties variations.
The results show that the surface condition of the silicon side of the wafer pair as well as the process parameters are very important factors in relation to the yield of the eutectic bond.
We also did investigations on the thickness of the gold layer.
Unlike conventional AuSi wafer bonding technologies [1] our technique does not need several μm thick gold layers.
We were able to achieve 100% bond yield with 1500nm and even 150nm thin gold layers.
Another result we found was that a good bonding process is not only depending on the value of applied temperature and time, there is also an important influence because of the heat flow and applied pressure.
In the presentation we would like to introduce our results and experience, plus we will present the coherences of parameter variations for achieving 100% yield.

Related Results

Etching Performance Improvement On Semiconductor Silicon Wafers With Redesigned Etching Drum
Etching Performance Improvement On Semiconductor Silicon Wafers With Redesigned Etching Drum
Proses etching atau punaran melibatkan pelbagai tindak balas kimia dan sangat penting dalam menentukan kualiti wafer silikon. Projek ini menyelesaikan masalah utama wafer ketika pr...
Inoculation Effects of Cast Iron
Inoculation Effects of Cast Iron
Abstract The paper presents a solidification sequence of graphite eutectic cells of A and D types, as well as globular and cementite eutectics. The morphology of eutectic cell...
2 mils Au wire interchip wedge bond cratering study
2 mils Au wire interchip wedge bond cratering study
Au wire thermosonic wedge bonding is applied for die to die interconnect on accelerometer device. With the fragile bond pad structure of MEMS device, bond pad cratering or bond pad...
Relativistic calculations of AuSi+ and AuSi−
Relativistic calculations of AuSi+ and AuSi−
AbstractTheoretical calculations of the electronic structure of the ground state and a series of excited states of the AuSi+ and AuSi− molecules are presented. The calculations wer...
Collective D2W Hybrid Bonding for 3D SIC and Heterogeneous Integration
Collective D2W Hybrid Bonding for 3D SIC and Heterogeneous Integration
Heterogeneous integration describes the coalescence of multiple developments of the past years. On the one hand, 3D integration technologies have been emerged and are widely availa...
Pattern Wafer x/y Auto Align System using Machine Vision
Pattern Wafer x/y Auto Align System using Machine Vision
The paper proposes an Automatic Semiconductor Measurement System using Wafer Auto Align using Pattern for semiconductor wafer measurement. The measurement of semiconductors is cruc...
Heterogeneous System-In-Package (HSIP) Technology
Heterogeneous System-In-Package (HSIP) Technology
Abstract A stitched test vehicle has been designed using molded wafer technology to characterize the assembly yield and reliability of a 4-layered topside Buildup (B...
Solutions for Wafer-Level Packaging of High Brightness LEDs
Solutions for Wafer-Level Packaging of High Brightness LEDs
High brightness LEDs (HB-LEDs) carry a high prospect for general lighting applications. Competing with the cost/performance ratio of current light sources demands an increase of th...

Back to Top