Javascript must be enabled to continue!
A 3D Photon-to-Digital Converter Readout for Low-Power and Large-Area Applications
View through CrossRef
The new trend in large area noble liquid experiments is to measure the scintillation light with photodetectors and their electronics inside the active volume. Compared to the typical approach of using silicon photomultipliers (SiPM) with the analog readout chain to an analog-todigital converter, this paper presents a new 3D photon-to-digital converter (PDC) readout that takes advantage of the binary nature of the single-photon avalanche diode. The readout contains 4096 pixels over 25 mm 2 , each including a 3D bonding pad and a quenching circuit. The readout features three different outputs : a fast flag to get the timestamp of each event from an external time-to-digital converter, a digital sum to retrieve the number of pixels triggered during an event and an analog monitor to generate an analog SiPM-like output. The analog monitor is also used to validate the two former digital outputs. The readout also includes 61 2D CMOS SPADs for validation purpose prior to the final 3D integration with a Teledyne DALSA custom SPAD array. As a first system integration toward large-area detector applications, a mini-tile of 2 × 2 readouts has been developed to test all the functionalities. The measured single-photon timing resolution ranges from 72 to 93 ps FWHM across the mini-tile SPAD channels population (i.e. 4 × 61 channels). The flag timing resolution is below 95 ps RMS, which includes the contribution of the optimized flag H-tree with an additional trigger tree to replace the 3D SPAD array for 2D testing. Once bonded with the 3D SPADs, the trigger tree won't be required to measure the flag timing resolution. With the removed contribution of the trigger tree, the estimated flag timing resolution should be below 45 ps RMS. The benefits of the digital sum output depend on the application, and this paper focuses on two cases. First, a low-power coincidence scheme for the nEXO liquid xenon experiment, leading to a power consumption as low as 140 µW per PDC. On the other hand, with a finer sampling mode of the scintillation light for pulse shape discrimination in liquid argon, the power consumption remains below 100 µW per PDC. Overall, this readout is designed as a replacement for a typical analog SiPM chain, without any compromise on the performances.
Institute of Electrical and Electronics Engineers (IEEE)
Title: A 3D Photon-to-Digital Converter Readout for Low-Power and Large-Area Applications
Description:
The new trend in large area noble liquid experiments is to measure the scintillation light with photodetectors and their electronics inside the active volume.
Compared to the typical approach of using silicon photomultipliers (SiPM) with the analog readout chain to an analog-todigital converter, this paper presents a new 3D photon-to-digital converter (PDC) readout that takes advantage of the binary nature of the single-photon avalanche diode.
The readout contains 4096 pixels over 25 mm 2 , each including a 3D bonding pad and a quenching circuit.
The readout features three different outputs : a fast flag to get the timestamp of each event from an external time-to-digital converter, a digital sum to retrieve the number of pixels triggered during an event and an analog monitor to generate an analog SiPM-like output.
The analog monitor is also used to validate the two former digital outputs.
The readout also includes 61 2D CMOS SPADs for validation purpose prior to the final 3D integration with a Teledyne DALSA custom SPAD array.
As a first system integration toward large-area detector applications, a mini-tile of 2 × 2 readouts has been developed to test all the functionalities.
The measured single-photon timing resolution ranges from 72 to 93 ps FWHM across the mini-tile SPAD channels population (i.
e.
4 × 61 channels).
The flag timing resolution is below 95 ps RMS, which includes the contribution of the optimized flag H-tree with an additional trigger tree to replace the 3D SPAD array for 2D testing.
Once bonded with the 3D SPADs, the trigger tree won't be required to measure the flag timing resolution.
With the removed contribution of the trigger tree, the estimated flag timing resolution should be below 45 ps RMS.
The benefits of the digital sum output depend on the application, and this paper focuses on two cases.
First, a low-power coincidence scheme for the nEXO liquid xenon experiment, leading to a power consumption as low as 140 µW per PDC.
On the other hand, with a finer sampling mode of the scintillation light for pulse shape discrimination in liquid argon, the power consumption remains below 100 µW per PDC.
Overall, this readout is designed as a replacement for a typical analog SiPM chain, without any compromise on the performances.
Related Results
Access Denied
Access Denied
Introduction
As social-distancing mandates in response to COVID-19 restricted in-person data collection methods such as participant observation and interviews, researchers turned t...
Design of Buck Converter Based on Maximum Power Point Tracking for Photovoltaic Applications
Design of Buck Converter Based on Maximum Power Point Tracking for Photovoltaic Applications
e MPPT converter ensures that the PV system operates at the maximum power point, which is the point where the solar panels can generate the most power. This is done by adjusting th...
Experimental study of efficient temporal-multimode Duan-Lukin-Cirac-Zoller storage scheme
Experimental study of efficient temporal-multimode Duan-Lukin-Cirac-Zoller storage scheme
<sec>Quantum interfaces that generate entanglement or correlations between a photon and an atomic memory are fundamental building blocks in quantum repeater research. Tempora...
A Single‐Stage Isolated Battery Charger Using Nonbridged Positive Cuk Converter Configuration
A Single‐Stage Isolated Battery Charger Using Nonbridged Positive Cuk Converter Configuration
This article presents a nonbridged isolated positive Cuk (NB‐IPCuk) converter‐based single‐stage battery charging system (SSBCS). The architecture of the suggested charger ensures ...
Design and Simulation Converter with Buck-boost Converter as The Voltage Stabilizer
Design and Simulation Converter with Buck-boost Converter as The Voltage Stabilizer
Buck-boost Converter is the device with the function to convert DC Voltage input to the setpoint DC Voltage output. Buck-boost converter can be used for regulating unstable voltage...
The photon blockade effect of a complete Buck-Sukumar model
The photon blockade effect of a complete Buck-Sukumar model
The Buck-Sukumar (BS) model, with a nonlinear coupling between the atom and the light field, is well defined only when its coupling strength is lower than a critical coupling. Its ...
Distinct Kinetic Signatures of Photodesorption from Metal Nanoparticles
Distinct Kinetic Signatures of Photodesorption from Metal Nanoparticles
Visible photon fluxes can influence the rate and selectivity of heterogeneously catalyzed reactions on metal nanoparticle surfaces. Models describing the influence of photon fluxes...
POWER-EFFICIENT VLSI DESIGN: STRATEGIES FOR LOW-POWER APPLICATIONS
POWER-EFFICIENT VLSI DESIGN: STRATEGIES FOR LOW-POWER APPLICATIONS
“Power-Efficient VLSI Design: Strategies for Low-Power Applications” is a comprehensive guide that explores the intricacies of designing energy-efficient integrated circuits, addre...

