Search engine for discovering works of Art, research articles, and books related to Art and Culture
ShareThis
Javascript must be enabled to continue!

An area-delay efficient Radix-8 12x12 Booth multiplier in CMOS for ML accelerator

View through CrossRef
The multiplier is a significant module of graphics processing units (GPUs) and digital signal processing (DSP). These applications need low power consumption. This paper proposes a low-power radix-8 12-by-12 Booth multiplier. The proposed radix-8 Booth multiplier is implemented using an optimized Binary to 2-’s complement (B2C), convertor, and optimized multiplexer at each stage of the Booth multiplier architecture. The proposed architecture uses 23% less power and 12% less delay compared to existing architecture. To validate the results, all designs are synthesized using Cadence CMOS technology 45nm.
Title: An area-delay efficient Radix-8 12x12 Booth multiplier in CMOS for ML accelerator
Description:
The multiplier is a significant module of graphics processing units (GPUs) and digital signal processing (DSP).
These applications need low power consumption.
This paper proposes a low-power radix-8 12-by-12 Booth multiplier.
The proposed radix-8 Booth multiplier is implemented using an optimized Binary to 2-’s complement (B2C), convertor, and optimized multiplexer at each stage of the Booth multiplier architecture.
The proposed architecture uses 23% less power and 12% less delay compared to existing architecture.
To validate the results, all designs are synthesized using Cadence CMOS technology 45nm.

Related Results

Low-Power High-Accuracy Fixed-Width Radix-8 Booth Multiplier Using Probabilistic Estimation Technique
Low-Power High-Accuracy Fixed-Width Radix-8 Booth Multiplier Using Probabilistic Estimation Technique
In many Multimedia and DSP applications, the fixed-width multipliers are used to avoid infinite growth in the word size. Fixed-width multiplier produces an [Formula: see text]-bit ...
Design of delay efficient Booth multiplier using pipelining
Design of delay efficient Booth multiplier using pipelining
Multiplication is one of the most an essential arithmetic operation used in numerous applications in digital signal processing and communications. These applications need transform...
Design and Analysis of 32-Bit Signed and Unsigned Multiplier Using Booth, Vedic and Wallace Architecture
Design and Analysis of 32-Bit Signed and Unsigned Multiplier Using Booth, Vedic and Wallace Architecture
Abstract This paper presents the implementation and performance comparison of the Booth encoding technique and Wallace Tree reduction scheme on Vedic architecture. T...
Booth Flipper
Booth Flipper
<p>In Binary multiplications, the number of ones in the multiplier indicates how many addition operations are needed. Instead of using all the ones in the multiplier, Booth a...
Booth Flipper
Booth Flipper
In Binary multiplications, the number of ones in the multiplier indicates how many addition operations are needed. Instead of using all the ones in the multiplier, Booth algorithm ...
CMOS Compatible Atomic-Precision Donor Devices
CMOS Compatible Atomic-Precision Donor Devices
Atomic precision advanced manufacturing (APAM) is a technique for placing dopant atoms with single atomic-lattice site precision on silicon surfaces. APAM devices are created by pa...
High Performance IIR Filter Design Based on Fast Multiplier
High Performance IIR Filter Design Based on Fast Multiplier
This paper presents an optimal new method to design infinite impulse response (IIR) digital filters through implementing and comparing various multiplier architectures in order to ...

Back to Top