Search engine for discovering works of Art, research articles, and books related to Art and Culture
Javascript must be enabled to continue!
An area-delay efficient Radix-8 12x12 Booth multiplier in CMOS for ML accelerator
View through CrossRef
The multiplier is a significant module of graphics processing units (GPUs) and digital signal processing (DSP). These applications need low power consumption. This paper proposes a low-power radix-8 12-by-12 Booth multiplier. The proposed radix-8 Booth multiplier is implemented using an optimized Binary to 2-’s complement (B2C), convertor, and optimized multiplexer at each stage of the Booth multiplier architecture. The proposed architecture uses 23% less power and 12% less delay compared to existing architecture. To validate the results, all designs are synthesized using Cadence CMOS technology 45nm.
Title: An area-delay efficient Radix-8 12x12 Booth multiplier in CMOS for ML accelerator
Description:
The multiplier is a significant module of graphics processing units (GPUs) and digital signal processing (DSP).
These applications need low power consumption.
This paper proposes a low-power radix-8 12-by-12 Booth multiplier.
The proposed radix-8 Booth multiplier is implemented using an optimized Binary to 2-’s complement (B2C), convertor, and optimized multiplexer at each stage of the Booth multiplier architecture.
The proposed architecture uses 23% less power and 12% less delay compared to existing architecture.
To validate the results, all designs are synthesized using Cadence CMOS technology 45nm.
Related Results
Design of delay efficient Booth multiplier using pipelining
Design of delay efficient Booth multiplier using pipelining
Multiplication is one of the most an essential arithmetic operation used in numerous applications in digital signal processing and communications. These applications need transform...
Booth Flipper
Booth Flipper
<p>In Binary multiplications, the number of ones in the multiplier indicates how many addition operations are needed. Instead of using all the ones in the multiplier, Booth a...
Booth Flipper
Booth Flipper
<p>In Binary multiplications, the number of ones in the multiplier indicates how many addition operations are needed. Instead of using all the ones in the multiplier, Booth a...
Electrostatic Accelerators
Electrostatic Accelerators
Abstract
The article contains sections titled:
Introduction
Types of Electrostatic Accelerators
...
Mechanisms of Puerariae Lobatae Radix in regulating sebaceous gland secretion: insights from network pharmacology and experimental validation
Mechanisms of Puerariae Lobatae Radix in regulating sebaceous gland secretion: insights from network pharmacology and experimental validation
ObjectiveThis research aims to explore how Puerariae Lobatae Radix regulates sebaceous gland secretion using network pharmacology, and validate its effects on important targets thr...
4*4 Braun Multiplier using Adder Cells
4*4 Braun Multiplier using Adder Cells
The 4×4 Braun Multiplier using Adder Cells represents a fundamental and efficient digital circuit architecture designed to perform binary multiplication of two 4-bit unsigned numbe...
A System Bioinformatics Approach Predicts the Molecular Mechanism Underlying the Course of Action of Radix Salviae Reverses GBM Effects
A System Bioinformatics Approach Predicts the Molecular Mechanism Underlying the Course of Action of Radix Salviae Reverses GBM Effects
Objective. This study used in vitro techniques to investigate the therapeutic effect of Radix Salviae on human glioblastoma and decode its underlying molecular mechanism. Methods. ...
Optimum Transistor Sizing of CMOS Differential Amplifier Using Tunicate Swarm Algorithm
Optimum Transistor Sizing of CMOS Differential Amplifier Using Tunicate Swarm Algorithm
In this paper, optimum transistor sizing of CMOS differential amplifier using tunicate swarm algorithm (TSA) is proposed. The designing of CMOS differential amplifier is activated ...