Search engine for discovering works of Art, research articles, and books related to Art and Culture
Javascript must be enabled to continue!
Analysis and Hardening of SEGR in Trench VDMOS with Termination Structure
View through CrossRef
Single-event gate-rupture (SEGR) in the trench vertical double-diffused power MOSFET (VDMOS) occurs at a critical bias voltage during heavy-ion experiments. Fault analysis demonstrates that the hot spot is located at the termination of the VDMOS, and the gate oxide in the termination region has been damaged. The SEGR-hardened termination with multiple implantation regions is proposed and simulated using the Sentaurus TCAD. The multiple implantation regions are introduced, leading to an increase in the distance between the gate oxide and the hole accumulation region, as well as a decrease in the resistivity of the hole conductive path. This approach is effective in reducing the electric field of the gate oxide to below the calculated critical field, and results in a lower electric field than the conventional termination.
Title: Analysis and Hardening of SEGR in Trench VDMOS with Termination Structure
Description:
Single-event gate-rupture (SEGR) in the trench vertical double-diffused power MOSFET (VDMOS) occurs at a critical bias voltage during heavy-ion experiments.
Fault analysis demonstrates that the hot spot is located at the termination of the VDMOS, and the gate oxide in the termination region has been damaged.
The SEGR-hardened termination with multiple implantation regions is proposed and simulated using the Sentaurus TCAD.
The multiple implantation regions are introduced, leading to an increase in the distance between the gate oxide and the hole accumulation region, as well as a decrease in the resistivity of the hole conductive path.
This approach is effective in reducing the electric field of the gate oxide to below the calculated critical field, and results in a lower electric field than the conventional termination.
Related Results
Analysis of SiC/Si Heterojunction Band Energy and Interface State Characteristics for SiC/Si VDMOS
Analysis of SiC/Si Heterojunction Band Energy and Interface State Characteristics for SiC/Si VDMOS
SiC/Si and GaN/Si heterojunction technology has been widely used in power semiconductor devices, and SiC/Si VDMOS and GaN/Si VDMOS were proposed in our previous paper. Based on exi...
VDMOS electrical parameters potentially usable as mechanical state indicators for power VDMOS assemblies
VDMOS electrical parameters potentially usable as mechanical state indicators for power VDMOS assemblies
Power device reliability is a multidisciplinary domain. It requires design and integration of sensors, implementation of signal processing algorithms that allow processing the diff...
Study on MCFC-integrated GSCC systems with SEGR in parallel or series and CO2 capture
Study on MCFC-integrated GSCC systems with SEGR in parallel or series and CO2 capture
In this paper, two new molten carbonate fuel cell (MCFC)-integrated gas–steam combined cycle (GSCC) systems with selective exhaust gas recirculation (SEGR) and CO2 capture are prop...
Kinematics and flow patterns in deep mantle and upper mantle subduction models: Influence of the mantle depth and slab to mantle viscosity ratio
Kinematics and flow patterns in deep mantle and upper mantle subduction models: Influence of the mantle depth and slab to mantle viscosity ratio
Three‐dimensional fluid dynamic laboratory simulations are presented that investigate the subduction process in two mantle models, an upper mantle model and a deep mantle model, an...
Reduction of Fresh Charge Losses by Selective Exhaust Gas Recirculation (SEGR) in Two-Stroke Engines
Reduction of Fresh Charge Losses by Selective Exhaust Gas Recirculation (SEGR) in Two-Stroke Engines
<div class="htmlview paragraph">It has been well understood that the loss of fresh charge during scavenging process is the principal cause for high specific fuel consumption ...
Study of heavy ion induced single event gate rupture effect in SiC MOSFETs
Study of heavy ion induced single event gate rupture effect in SiC MOSFETs
Abstract
Single Event Gate Rupture (SEGR) is one of the most severe problems that SiC MOSFETs experience in the space radiation environment. ...
Slab pull drives IBM Trench advance despite the weakened Philippine Sea Plate
Slab pull drives IBM Trench advance despite the weakened Philippine Sea Plate
The Izu-Bonin-Mariana (IBM) subduction zone has one of the most significant advancing trenches on Earth, but the mechanism responsible for its trench advance remains in dispute. Sl...
A stress-based safety assessment and scheme determination framework for trenching and lowering-in process of submarine pipelines
A stress-based safety assessment and scheme determination framework for trenching and lowering-in process of submarine pipelines
During long-term service, ocean-current-induced seabed scour may reduce the burial depth of submarine pipelines, leading to shallow-buried segments or free spans. Trenching and low...